

SystemVerilog



More Resources

- Cannot cover everything in one day
- You will likely need to look up reference material:
- SystemVerilog for VHDL Users: <u>http://www.systemverilog.org/techpapers/date04_systemverilog.pdf</u>
- <u>http://www.doulos.com/knowhow/sysverilog/</u>
- <u>http://www.eda.org/sv/SystemVerilog_3.1a.pdf</u>
- <u>http://electrosofts.com/systemverilog/operators.html</u>
- <u>http://www.cl.cam.ac.uk/teaching/1011/ECAD+Arch/files/SystemVerilogCheatSheet.pdf</u>
- <u>http://www.sunburst-design.com/papers/CummingsSNUG2003SJ_SystemVerilogFSM.pdf</u>



Basic Module Setup

- Assume:
 - a, b, c are inputs to module
 - f is output of module
 - module is named "mymodule"

module mymodule(a, b, c, f);
 output f;
 input a, b, c;

// Description goes here

endmodule

all ports declared here



declare which

ports are inputs,

which are outputs



Module Instantiation

- Just like C++ object instantiation
 - Module name is analogous to Class name
 - Inputs/outputs are analogous to constructor arguments

```
module mymodule(a, b, c, f);
output f;
input a, b, c;
module_name instance_name(port_connections);
endmodule
```



Structural Design





Continuous Assign Statement

• Specify behavior with assign statement and bit ops.





Procedural Statement

 Can specify behavior of combinational logic procedurally using always_comb block



Procedural Behavioral Mux Description





Condensed if-then-else Form

• Syntax borrowed from C:

```
if (a)
b = c;
else
b = d;
```

same as

• So, we can simplify the mux:



• Or even skip the always_comb block:

assign f = (sel) ? b : a;



Accidental Latch Description

```
module bad(a, b, f);
    output logic f;
    input a, b;
```

```
always_comb begin
    if (b == 1) begin
        f = a;
        end
        end
        end
endmodule
```

- This is not combinational, because for certain values of b, f must remember its previous value.
- This code describes a latch. (If you want a latch, you should define it using always_latch)

Don't do this!



Multiply-Assigned Values

```
module bad2(...);
```

```
always_comb begin
    b = ... something ...
end
always_comb begin
    b = ... something else ...
end
endmodule
```

- Both of these blocks execute concurrently
- So what is the value of b? We don't know!

Don't do this!



Multi-Bit Values

• Can define inputs, outputs, or logic with multiple bits

```
module mux4(a, b, sel, f);
    output logic [3:0] f;
    input [3:0] a, b;
    input sel;
    always comb begin
        if (sel == 0) begin
           f = a;
        end
        else begin
           f = b;
        end
    end
endmodule
```



Multi-Bit Constants and Concatenation

- Can give constants with specified number bits
 - In binary or hexadecimal
- Can concatenate with { and }
- Can reverse order (to index buffers left-to-right)

```
logic [3:0] a, b, c;
logic signed [3:0] d;
logic [1:0] e, f;
assign a = 4'b0010; // four bits, specified in binary
assign b = 4'hC; // four bits, specified in hex == 1100
assign c = 3; // == 0011
assign d = -2; // 2's complement == 1110 as bits
assign e = {a, b}; // concatenate == 0010_1100
assign f = a[2 : 1]; // two bits from middle == 01
assign g = b[c +: 2]; // two bits from bit c == 11
```



Case Statements and "Don't-Cares"





Arithmetic Operators

- Standard arithmetic operators defined: + * / %
- Many subtleties here, so be careful:
 - four bit number + four bit number = five bit number
 - Or just the bottom four bits
 - arbitrary division is difficult



Addition and Subtraction

• Be wary of overflow!

logic [3:0] d, e, f; assign f = d + e;

4'b1000 + 4'b1000 = ... In this case, overflows to zero logic [3:0] a, b; logic [4:0] c; assign c = a+b;

Five bit output can prevent overflow: 4'b1000 + 4'b1000 gives 5'b10000

• Use "signed" if you want values as 2's complement





Multiplication

- Multiply k bit number with m bit number
 - How many bits does the result have?

```
logic signed [3:0] a, b;
logic signed [7:0] c;
assign a = 4'b1110; // -2
assign b = 4'b0111; // 7
assign c = a*b;
```

k+m

c = 8'b1111_0010 == -14

- If you use fewer bits in your code
 - Get least significant bits of the product

```
logic signed [3:0] a, b, d;
assign a = 4'b1110; // -2
assign b = 4'b0111; // 7
assign d = a*b;
```

d = 4'0010 == 2 Underflow!



Sequential Design

- Everything so far was purely combinational
 - Stateless
- What about *sequential* systems?
 - flip-flops, registers, finite state machines
- New constructs
 - always_ff @(posedge clk, ...)
 - non-blocking assignment <=</p>



Edge-Triggered Events

- Variant of always block called always_ff
 - Indicates that block will be sequential logic (flip flops)
- Procedural block occurs only on a signal's edge
 - @(posedge ...) or @(negedge ...)

```
always_ff @(posedge clk, negedge reset_n) begin
    // This procedure will be executed
        // anytime clk goes from 0 to 1
        // or anytime reset_n goes from 1 to 0
end
```



Flip Flops (1/3)

- q remembers what d was at the last clock edge
 - One bit of memory
- Without reset:

```
module flipflop(d, q, clk);
    input d, clk;
    output logic q;
    always_ff @(posedge clk) begin
        q <= d;
    end
endmodule</pre>
```



Flip Flops (2/3)

• Asynchronous reset:

```
module flipflop_asyncr(d, q, clk, rst_n);
input d, clk, rst_n;
output logic q;
always_ff @(posedge clk, negedge rst_n) begin
if (rst_n == 0)
        q <= 0;
        else
        q <= d;
        end
endmodule
```



Flip Flops (3/3)

• Synchronous reset:

```
module flipflop_syncr(d, q, clk, rst_n);
input d, clk, rst_n;
output logic q;
always_ff @(posedge clk) begin
    if (rst_n == 0)
       q <= 0;
    else
       q <= d;
end
endmodule
```



Multi-Bit Flip Flop

```
module flipflop_asyncr(d, q, clk, rst_n);
input [15:0] d;
input clk, rst_n;
output logic [15:0] q;
always_ff @(posedge clk, negedge rst_n) begin
if (rst_n == 0)
q <= 0;
else
q <= d;
end
endmodule
```



Parameters

• Parameters allow modules to be easily changed







Non-Blocking Assignment a <= b;

- <= is the non-blocking assignment operator
 - All left-hand side values take new values concurrently

```
always_ff @(posedge clk) begin
    b <= a;
    c <= b;
end
```

c gets the **old** value of b, not value assigned just above

This models synchronous logic!





Non-Blocking vs. Blocking

 Use non-blocking assignment <= to describe edge-triggered (synchronous) assignments

```
always_ff @(posedge clk) begin
    b <= a;
    c <= b;
end
```

 Use blocking assignment = to describe combinational assignment

```
always_comb begin
    b = a;
    c = b;
end
```



Design Example

• Let's say we want to compute f = a + b*c

- b and c are 4 bits, a is 8 bits, and f is 9 bits

- First, we will build it as a combinational circuit
- Then, we will add registers at its inputs and outputs



Finite State Machines (1/2)

- State names
- Output values
- Transition values
- Reset state







Finite State Machines (2/2)

• What does an FSM look like when implemented?



• Combinational logic and registers (things we already know how to do!)



Full FSM Example (1/2)

```
module fsm(clk, rst, x, y);
    input clk, rst, x;
    output logic [1:0] y;
    enum { STATEA=2'b00, STATEB=2'b01, STATEC=2'b10,
           STATED=2'b11 } state, next state;
    // next state logic
    always comb begin
        case(state)
            STATEA: next state = x ? STATEB : STATEA;
            STATEB: next state = x ? STATEC : STATED;
            STATEC: next state = x ? STATED : STATEA;
            STATED: next state = x ? STATEC : STATEB;
        endcase
    end
// ... continued on next slide
```



```
Full FSM Example (2/2)
```

```
// ... continued from previous slide
    // register
    always ff @(posedge clk) begin
        if (rst)
             state <= STATEA;</pre>
        else
             state <= next state;</pre>
    end
    always comb begin // Output logic
        case(state)
             STATEA: y = 2'b00;
             STATEB: y = 2'b00;
             STATEC: y = 2'b11;
             STATED: y = 2'b10;
        endcase
    end
endmodule
```



Multi-Dimensional Arrays

```
module multidimarraytest();
    logic [2:0] [3:0] myarray;
    assign myarray[0] = 4'b0010;
    assign myarray[1][3:2] = 2'b01;
    assign myarray[1][1] = 1'b1;
    assign myarray[1][0] = 1'b0;
    assign myarray[2][3:0] = 4'hC;
    initial begin
        $display("myarray
                                  == %b", myarray);
                                  == %b", myarray[2:0]);
        $display("myarray[2:0]
                                  == %b", myarray[1:0];
        $display("myarray[1:0]
        $display("myarray[1]
                                  == %b", myarray[1]);
        $display("myarray[1][2] == %b", myarray[1][2]);
        $display("myarray[2][1:0] == %b", myarray[2][1:0]);
    end
endmodule
```



Memory (Combinational read)





Memory (Synchronous read)





Assertions

- Assertions are test constructs
 - Automatically validated as design as simulated
 - Written for properties that must always be true
- Makes it easier to test designs
 - Don't have to manually check for these conditions



Example: A good place for assertions

• Imagine you have a FIFO queue

- When queue is full, it sets status_full to true
- When queue is empty, it sets status_empty to true



- When status_full is true, wr_en must be false
- When status_empty is true, rd_en must be false



Immediate Assertions

• Checks an expression when statement is executed

```
assertion_name: assert(expression)
    pass_code;
else
    fail_code;
```

• Example:

```
always @(posedge clk) begin
    assert((status_full == 0) || (wr_en == 0))
    else $error("Tried to write to FIFO when full.");
end
Use $display to print text, or $error to print an error message, or
    $fatal to print an error message and halt simulation
```