%PDF-1.4
%
1 0 obj
<>stream
application/pdfIEEEIEEE Computer Architecture Letters;2019;18;1;10.1109/LCA.2019.2911287Parallel processingSingle Instruction Multiple Threadserversdata centersMassively Parallel Server ProcessorsVarun AgrawalMina Abbasi DinaniYuxuan ShuiMichael FerdmanNima Honarmand
IEEE Computer Architecture Letters751 Jan.-June 201911810.1109/LCA.2019.291128778
endstream
endobj
2 0 obj
<>
endobj
3 0 obj
<>stream
hބyyTFIiuB5`dEvfe}^efcaq APč c~K6_M|s#_mJa1
(3wPkPEյPP:x<sa(%(
Fu4\IJW5̳̽i$sS|pEf~i9Г<(_BYc=ҡh,)VשM-<a8!h;q!($Jy=(\([Öz ސޅo>"