Spring 2015 :: CSE 502 – Computer Architecture



## A Brief Introduction to SystemVerilog

Nima Honarmand

(Slides adapted from Prof. Milder's ESE-507 course)



## First Things First

- SystemVerilog is a superset of Verilog
  - The SystemVeriog subset we use is 99% Verilog + a few new constructs
  - Familiarity with Verilog (or even VHDL) helps a lot
- Useful SystemVerilog resources and tutorials on the course "Assignments" web page
  - Including a link to a good Verilog tutorial

...



## Hardware Description Languages

- Used for a variety of purposes in hardware design
  - High-level behavioral modeling
  - Register Transfer Level (RTL) behavioral modeling
  - Gate and transistor level netlists
  - Timing models for timing simulation
  - Design verification and testbench development
- Many different features to accommodate all of these
- We focus on RTL modeling for the course project
  - Much simpler than designing with gates
  - Still, helps you think like a hardware designer



#### HDLs vs. Programming Languages

- Have syntactically similar constructs:
  - Data types, variables, assignments, if statements, loops, ...
- But very different mentality and semantic model: everything runs in parallel, unless specified otherwise
  - Statements model hardware
  - Hardware is inherently parallel
- Software programs are composed of *subroutines* (mostly)
  - Subroutines *call* each other
  - when in a callee, the caller's execution is paused
- Hardware descriptions are composed of *modules* (mostly)
  - A *hierarchy* of modules *connected* to each other
  - Modules are active at the same time



#### Modules

- The basic building block in SystemVerilog
  - Interfaces with outside using *ports*
  - Ports are either *input* or *output* (for now)




declare which ports are inputs, ~ which are outputs

```
module name
module mymodule(a, b, c, f);
output f;
input a, b, c;
// Description goes here
endmodule
// alternatively
module mymodule(input a, b, c, output f);
// Description goes here
endmodule
```

endmodule





instance
You can instantiate your own modules or pre-defined gates

connect the ports

- Always inside another module

name of

• Predefined: and, nand, or, nor, xor, xnor

– for these gates, port order is (output, input(s))

• For your modules, port order is however you defined it



In module instantiation, can specify port connections
 by name or by order

```
module mod1(input a, b, output f);
  // ...
endmodule
// by order
module mod2(input c, d, output g);
    mod1 i0(c, d, q);
endmodule
// by name
module mod3(input c, d, output g);
    mod1 i0(.f(g), .b(d), .a(c));
endmodule
```

Advice: Use **by-name** connections (where possible)

Stony Brook University

Spring 2015 :: CSE 502 – Computer Architecture




# Combinational Logic Description

Spring 2015 :: CSE 502 – Computer Architecture










## **Continuous Assignment**

• Specify logic *behaviorally* by writing an expression to show how the signals are related to each other.

- assign statement



<pre>module mux2(a, b, sel, f);</pre>
output f;
<pre>input a, b, sel;</pre>
logic c, d;
assign c = a & (~sel);
assign d = b & sel;
assign f = c   d;
<pre>// or alternatively</pre>
assign f = sel ? b : a;

endmodule




- Can use always\_comb procedural block to describe combinational logic using a series of sequential statements
- All always\_comb blocks are independent and parallel to each other

```
module mymodule(a, b, c, f);
output f;
input a, b, c;
always_comb begin
    // Combinational logic
    // described
    // in C-like syntax
    end
endmodule
```

Stony Brook University



#### **Procedural Behavioral Mux Description**





### Accidental Latch Description

```
module bad(a, b, f);
output logic f;
input a, b;
always_comb begin
if (b == 1) begin
f = a;
end
end
endmodule
```

- This is not combinational, because for certain values of b, f must remember its previous value.
- This code describes a latch. (If you want a latch, you should define it using always\_latch)



## Multiply-Assigned Values

```
module bad2(...);
....
always_comb begin
    b = ... something ...
end
always_comb begin
    b = ... something else ...
end
endmodule
```

- Both of these blocks execute concurrently
- So what is the value of b?
   We don't know!

#### Don't do this!



#### Multi-Bit Values

• Can define inputs, outputs, or logic with multiple bits

```
module mux4(a, b, sel, f);
    output logic [3:0] f;
    input [3:0] a, b;
    input sel;
    always comb begin
    if (sel == 0) begin
           f = a;
    end
    else begin
           f = b;
    end
    end
endmodule
```



#### **Multi-Bit Constants and Concatenation**


- Can give constants with specified number bits

   In binary or hexadecimal
- Can concatenate with { and }

```
logic [3:0] a, b, c;
logic signed [3:0] d;
logic [7:0] e;
logic [1:0] f;
assign a = 4'b0010; // four bits, specified in binary
assign b = 4'hC; // four bits, specified in hex == 1100
assign c = 3; // == 0011
assign d = -2; // 2's complement == 1110 as bits
assign e = {a, b}; // concatenate == 0010_1100
assign f = a[2 : 1]; // two bits from middle == 01
```



#### Case Statements and "Don't-Cares"





### **Arithmetic Operators**

- Standard arithmetic operators defined: + \* / %
- Many subtleties here, so be careful:
  - four bit number + four bit number = five bit number
    - Or just the bottom four bits
  - arbitrary division is difficult



#### Addition and Subtraction

• Be wary of overflow!

```
logic [3:0] d, e, f;
assign f = d + e;
```

4'b1000 + 4'b1000 = ... In this case, overflows to zero logic [3:0] a, b; logic [4:0] c; assign c = a + b;

Five bit output can prevent overflow: 4'b1000 + 4'b1000 gives 5'b10000

```
    Use "signed" if you want values as 2's complement
    i == 4'b1010 == -6 
    j == 5'b11010 == -6
    logic signed [3:0] g, h, i; logic signed [4:0] j; assign g = 4'b0001; // == 1 assign h = 4'b0111; // == 7 assign h = 4'b0111; // == 7
```



## Multiplication

• Multiply k bit number with m bit number

- How many bits does the result have? k+m

```
logic signed [3:0] a, b;
logic signed [7:0] c;
assign a = 4'b1110; // -2
assign b = 4'b0111; // 7
assign c = a*b;
```

c = 8'b1111\_0010 == -14

- If you use fewer bits in your code
  - Gets least significant bits of the product

```
logic signed [3:0] a, b, d;
assign a = 4'b1110; // -2
assign b = 4'b0111; // 7
assign d = a*b;
```

d = 4'0010 == 2 Underflow!

Spring 2015 :: CSE 502 – Computer Architecture



# Sequential Logic Description



## Sequential Design

- Everything so far was purely combinational – Stateless
- What about *sequential* systems? – flip-flops, registers, finite state machines
- New constructs
  - -always\_ff @(posedge clk, ...)

– non-blocking assignment <=</p>



## Edge-Triggered Events

- Variant of always block called always\_ff
   Indicates that block will be sequential logic (flip flops)
- Procedural block occurs only on a signal's edge
  - -@(posedge ...) or@(negedge ...)

```
always_ff @(posedge clk, negedge reset_n) begin
    // This procedure will be executed
    // anytime clk goes from 0 to 1
    // or anytime reset_n goes from 1 to 0
end
```



## Flip Flops (1/3)

- q remembers what d was at the last clock edge
   One bit of memory
- Without reset:

```
module flipflop(d, q, clk);
    input d, clk;
    output logic q;
    always_ff @(posedge clk) begin
        q <= d;
    end
endmodule</pre>
```

Spring 2015 :: CSE 502 – Computer Architecture



## Flip Flops (2/3)

• Asynchronous reset:

```
module flipflop_asyncr(d, q, clk, rst_n);
input d, clk, rst_n;
output logic q;
always_ff @(posedge clk, negedge rst_n) begin
    if (rst_n == 0)
        q <= 0;
    else
        q <= d;
end
endmodule
```

Spring 2015 :: CSE 502 – Computer Architecture



## Flip Flops (3/3)

• Synchronous reset:

```
module flipflop_syncr(d, q, clk, rst_n);
input d, clk, rst_n;
output logic q;
always_ff @(posedge clk) begin
    if (rst_n == 0)
       q <= 0;
    else
       q <= d;
end
endmodule
```




### Multi-Bit Flip Flop


```
module flipflop_asyncr(d, q, clk, rst_n);
input [15:0] d;
input clk, rst_n;
output logic [15:0] q;
always_ff @(posedge clk, negedge rst_n) begin
    if (rst_n == 0)
        q <= 0;
    else
        q <= d;
end
endmodule
```



Stony Brook University

• Parameters allow modules to be easily changed








#### Non-Blocking Assignment a <= b;

- <= is the non-blocking assignment operator
  - All left-hand side values take new values concurrently

```
always_ff @(posedge clk) begin
    b <= a;
    c <= b;
end
```

c gets the **old** value of b, not value assigned just above

• This models synchronous logic!





## Non-Blocking vs. Blocking

 Use non-blocking assignment <= to describe edge-triggered (synchronous) assignments

```
always_ff @(posedge clk) begin
    b <= a;
    c <= b;
end
```

 Use blocking assignment = to describe combinational assignment

```
always_comb begin
   b = a;
   c = b;
end
```



## Design Example


- Let's say we want to compute f = a + b\*c
  b and c are 4 bits, a is 8 bits, and f is 9 bits
- First, we will build it as a combinational circuit
- Then, we will add registers at its inputs and outputs

Spring 2015 :: CSE 502 – Computer Architecture



# Finite State Machines (1/2)


- State names
- Output values
- Transition values
- Reset state





### Finite State Machines (2/2)


• What does an FSM look like when implemented?



 Combinational logic and registers (things we already know how to do!)




## Full FSM Example (1/2)





## Full FSM Example (2/2)

```
// ... continued from previous slide
  // register
  always ff @(posedge clk) begin
    if (rst)
      state <= STATEA;</pre>
    else
      state <= next state;</pre>
  end
  // Output logic
  always comb begin
    case(state)
      STATEA: y = 2'b00;
      STATEB: y = 2'b00;
      STATEC: y = 2'b11;
      STATED: y = 2'b10;
    endcase
  end
endmodule
```






#### Arrays

```
module multidimarraytest();
  logic [3:0] myarray [2:0];
  assign myarray[0] = 4'b0010;
  assign myarray[1][3:2] = 2'b01;
  assign myarray[1][1] = 1'b1;
  assign myarray[1][0] = 1'b0;
  assign myarray[2][3:0] = 4'hC;
  initial begin
    $display("myarray == %b", myarray);
    $display("myarray[2:0] == %b", myarray[2:0]);
$display("myarray[1:0] == %b", myarray[1:0];
    $display("myarray[1] == %b", myarray[1]);
    $display("myarray[1][2] == %b", myarray[1][2]);
    $display("myarray[2][1:0] == %b", myarray[2][1:0]);
  end
endmodule
```




## Memory (Combinational read)





## Memory (Synchronous read)





#### Assertions


- Assertions are test constructs
  - Automatically validated as design is simulated
  - Written for properties that must always be true
- Makes it easier to test designs

Don't have to manually check for these conditions



#### Example: A Good Place for Assertions

- Imagine you have a FIFO queue
  - When queue is full, it sets status\_full to true
  - When queue is empty, it sets status\_empty to true




- When status\_full is true, wr\_en must be false
- When status\_empty is true, rd\_en must be false



#### Assertions

• A procedural statement that checks an expression when statement is executed



- SV also has *Concurrent Assertions* that are continuously monitored and can express temporal conditions
  - Complex but very powerful
  - See <u>http://www.doulos.com/knowhow/sysverilog/tutorial/assertions/</u> for an introduction