


# Pipeline Front-End

**Instruction Fetch & Branch Prediction** 

Nima Honarmand



# Big Picture






## Fetch Rate is an ILP Upper Bound

- Instruction fetch limits performance
  - To sustain IPC of N, must sustain a fetch rate of N per cycle
  - Need to fetch N on average, not on every cycle
- N-wide superscalar ideally fetches N instructions per cycle
- This doesn't happen in practice due to:
  - Instruction cache organization
  - Branches
  - and the interaction between the two



# Instruction Cache Organization


- To fetch N instructions per cycle...
  - I\$ line must be wide enough for N instructions
- PC register selects I\$ line
- A <u>fetch group</u> is the set of instructions to be fetched
  - For N-wide machine, [PC, PC+N-1]





# Fetch Misalignment

- If PC = xxx01001, N=4:
  - Ideal fetch group is xxx01001 through xxx01100 (inclusive)






# Reducing Fetch Misalignment

- Fetch block A and A+1 in parallel
  - Banked I\$ + rotator network
    - To put instructions back in correct order

May add latency (add pipeline stages to avoid slowing

down clock)


 There are other solutions using advanced data-array SRAM design techniques...





### Program Control Flow and Branches

- Program control flow is dynamic traversal of static CFG
- CFG is mapped to linear memory





# Types of Branches

#### Direction-wise:

- Conditional
  - Conditional branches
  - Can use Condition code (CC) register or General purpose register
- Unconditional
  - Jumps, subroutine calls, returns


#### Target-wise:

- PC-encoded
  - PC-relative
  - Absolute addr
- Computed (target derived from register or stack)



### What's Bad About Branches?

1. Cause fragmentation of I\$ lines




- 2. Cause disruption of sequential control flow
  - Need to determine *direction* and *target* before fetching next fetch group



### Branches Disrupt Sequential Control Flow

- Need to determine target
- → Target prediction
- Need to determine direction
- → Direction prediction






### **Branch Prediction**

- Why?
  - To avoid stalls in fetch stage (due to both unknown direction and target)
- Static prediction
  - Always predict not-taken (pipelines do this naturally)
  - Based on branch offset (predict backward branch taken)
  - Use compiler hints
  - These are all direction prediction, what about target?
- Dynamic prediction
  - Uses special hardware (our focus)



# Dynamic Branch Prediction



- Involves three mechanisms:
  - Prediction
  - Validation and training of the predictors
  - Misprediction recovery
- Prediction uses two hardware predictors
  - Direction predictor guesses if branch is taken or not-taken
    - Applies to conditional branches only
  - Target predictor guesses the destination PC
    - Applies to all control transfers




# BP in Superscalars

- Fetch group might contain multiple branches
- How many branches to predict?
  - Simple: up to the first one (now)
  - A bit harder: up to the first taken one (maybe later)
  - Even harder: multiple taken branches (maybe later)
    - Only useful if you can fetch multiple fetch groups from I\$ in each cycle
- How to identify the branch and its target in Fetch stage?
  - I.e., without executing or decoding?




# Option 1: Partial Decoding






# Option 2: Predecoding





## Option 3: Using Fetch Group Addr

• With one branch in fetch group, does it matter where it is?






# Target Prediction




# Target Prediction

- Target: 32- or 64-bit value
- Turns out targets are generally easier to predict
  - Don't need to predict not-taken target
  - Taken target doesn't usually change
- Only need to predict taken-branch targets
- Predictor is really just a "cache"
  - Called Branch Target Buffer (BTB)






# Branch Target Buffer (BTB)





### **Set-Associative BTB**







# Making BTBs Cheaper

- Branch prediction is permitted to be wrong
  - Processor must have ways to detect mispredictions
  - Correctness of execution is always preserved
  - Performance may be affected




# BTB w/Partial Tags







# BTB w/PC-offset Encoding






### BTB Miss?

- Dir-Pred says "taken"
- Target-Pred (BTB) misses
  - Could default to fall-through PC (as if Dir-Pred said N-t)
    - But we know that's likely to be wrong!
- Stall fetch until target known ... when's that?
  - PC-relative: after decode, we can compute target
  - Indirect: must wait until register read/exec




### Subroutine Calls






### Subroutine Returns






# Return Address Stack (RAS)





### Return Address Stack Overflow

- 1. Wrap-around and overwrite
  - Will lead to eventual misprediction after four pops
- 2. Do not modify RAS
  - Will lead to misprediction on next pop
  - Need to keep track of # of calls that were not pushed





# Direction Prediction



# Branches Are Not Memory-Less

- If a branch was previously taken...
  - There's a good chance it'll be taken again



# Simple Direction Predictor

- Always predict N-t
  - No fetch bubbles (always just fetch the next line)
  - Does horribly on loops
- Always predict T
  - Does pretty well on loops
  - What if you have if statements?


```
p = calloc(num, sizeof(*p));
if (p == NULL)
error_handler();

This branch is practically never taken
```




### Last Outcome Predictor

Do what you did last time






# Misprediction Rates?






# Saturating Two-Bit Counter

- Predict N-t
- Predict T
- → Transition on T outcome
- Transition on N-t outcome




FSM for Last-Outcome Prediction



FSM for 2bC (2-bit Counter)




# Example





### Typical Organization of 2bC Predictor



- Hash can simply be the log<sub>2</sub>n least significant bits of PC
  - Or, something more sophisticated



if((i & 1) == 1)

odd();}

# Dealing with Toggling Branches

- Branch at 0xDC50 changes on every iteration
  - 1bc and 2bc don't do too well (50% at best)

```
- But it's still obviously predictable 0 \times DC08: for(i=0; i < 100000; i++) { 0 \times DC44: if( (i % 100) == 0 )
```

0xDC50:

Why?


– It has a repeating pattern: (NT)\*

– How about other patterns? (TTNTN)\*

- Use branch correlation
  - Branch outcome is often related to previous outcome(s)



# Track the *History* of Branches



prediction = T \* prev = I

prediction = T prev = 0

prediction = T prev = I

prediction = T prev = I

prediction = Nprev = I

prev = 0

prev = I

prev = 0

prediction = T


prediction = N

prediction = T



#### Deeper History Covers More Patterns

• Counters learn "pattern" of prediction




```
Branch outcomes: 00110011001... Pattern: (0011)^*

001 \rightarrow 1; 011 \rightarrow 0; 110 \rightarrow 0; 100 \rightarrow 1
```



# Predictor Organizations




- Limited counter budget → aliasing is inevitable
  - Different organizations trades off aliasing in different places



#### Two-Level Predictor Organization

- Branch History Table (BHT)
  - 2<sup>a</sup> entries
  - h-bit history per entry
- Pattern History Table (PHT)
  - 2<sup>b</sup> sets
  - 2<sup>h</sup> counters per set
- Total Size in bits
  - $-h\times2^a+2^{(b+h)}\times2$  Each entry is a 2-bit counter





#### Classes of Two-Level Predictors

- h = 0 (Degenerate Case)
  - Regular table of 2bC's (b = log<sub>2</sub>counters)
- a > 0, h > 0
  - "Local History" 2-level predictor
  - Predict branch from <u>its own</u> (and aliasing branches') previous outcomes
- a = 0, h > 0
  - "Global History" 2-level predictor
  - Predict branch from previous outcomes of <u>all</u> branches
  - Useful due to global branch correlations




# Why Global Correlations Exist

Example: related branch conditions



# A Global-History Predictor








# Combined Indexing

- In the previous design
  - Not all 2<sup>h</sup> "states" are used
    - (TTNN)\* uses ¼ of the states for a history length of 4
    - (TN)\* uses two states regardless of history length
  - Not all bits of the PC are uniformly distributed
- "gshare" predictor (S. McFarling)





#### Tradeoff Between b and h

- Assume fixed number of counters
- Larger h → Smaller b
  - Larger h → longer history
    - Able to capture more patterns
    - Longer warm-up/training time
  - Smaller b → more branches map to same set of counters
    - More interference
- Larger b → Smaller h
  - Just the opposite...



#### Pros and Cons of Long Branch Histories

- Long global history provides context
  - More potential sources of correlation
- Long history incurs costs
  - PHT cost increases exponentially: O(2<sup>h</sup>) counters
  - Training time increases, possibly decreasing accuracy
    - Why decrease accuracy?



# **Predictor Training Time**

- Ex: prediction equals opposite for 2<sup>nd</sup> most recent
  - Hist Len = 2
  - 4 states to train:

$$NN \rightarrow T$$
 $NT \rightarrow T$ 
 $TN \rightarrow N$ 
 $TT \rightarrow N$ 

- Hist Len = 3
- 8 states to train:

 $NNN \rightarrow T$   $NNT \rightarrow T$   $NTN \rightarrow N$   $NTT \rightarrow N$   $TNT \rightarrow T$   $TTN \rightarrow N$   $TTT \rightarrow N$ 




# **Combining Predictors**

- Some branches exhibit local history correlations
  - ex. loop branches
- Some branches exhibit global history correlations
  - "spaghetti logic", ex. if-elsif-elsif-elsif-else branches
- Global and local correlation often exclusive
  - Global history hurts locally-correlated branches
  - Local history hurts globally-correlated branches
- E.g., Alpha 21264 used hybrid of Gshare & 2-bit saturating counters



#### Tournament Hybrid Predictors



use pred<sub>0</sub> else use pred<sub>1</sub>

table of 2-bit counters

\*

Pred<sub>0</sub>

**x** ---✓ Inc

Meta Update

Dec

✓ ✓ ---

×

Pred<sub>1</sub>




#### Overriding Branch Predictors (1/2)

- Use two branch predictors
  - 1<sup>st</sup> one has single-cycle latency (fast, medium accuracy)
  - 2<sup>nd</sup> one has multi-cycle latency, but more accurate
  - Second predictor can override the 1<sup>st</sup> prediction
- E.g., in PowerPC 604
  - BTB takes 1 cycle to generate the target
    - Small 64-entry table
    - 1<sup>st</sup> predictor: Predict taken if hit
  - Direction-predictor takes 2 cycles
    - Large 512-etnry table
    - 2<sup>nd</sup> predictor



#### Overriding Branch Predictors (2/2)




If A=A' (both preds agree), done



#### Speculative Branch Update (1/3)

- Ideal branch predictor operation
  - 1. Given PC, predict branch outcome
  - 2. Given actual outcome, update/train predictor
  - 3. Repeat
- Actual branch predictor operation
  - Streams of predictions and updates proceed parallel





#### Speculative Branch Update (2/3)

- BHR update cannot be delayed until commit
  - But outcome not known until commit

Predict: A B C D E F G

Update:

A B C D E F G

BHR:

011010

Branches B-E all predicted with the same stale BHR value



#### Speculative Branch Update (3/3)

- Update branch history using predictions
  - Speculative update
- If predictions are correct, then BHR is correct
- What happens on a misprediction?
  - Can recover as soon as branch is resolved (EX)
  - Or, at retire stage
  - More details in recovery slides



# Validation, Training & Misprediction Recovery



#### Validating Branch Outcome (1/2)

- Need to validate both <u>target</u> and <u>prediction</u>
  - Each might be calculated at different stages of pipeline
    - Depending on the branch type
    - E.g., <u>direction</u> of unconditional branch is known in Decode stage
    - E.g., <u>target</u> of register-indirect-with-offset branch is known in Execute stage
  - Can validate each one separately
    - As soon as the correct answer is determined
  - Or, both at the same time
    - For example, after "executing" the branch in the execute stage



#### Validating Branch Outcome (1/2)

- Validation involves
  - Training of the predictors (always)
  - Misprediction recovery (if mispredicted)
- Training involves updating both predictors
  - Might need some extra information such as BHR used in prediction
  - Should keep this information somewhere to use for training
- Misprediction recovery involves
  - Re-steering fetch to correct address
  - Recovering correct pipeline state
    - Mainly squashing instructions from the wrong path
    - But also, other stuff like predictor states, RAS content, etc.



#### Misprediction Recovery

- Two options
  - Can wait until the branch reaches the head of ROB (<u>slow</u>)
    - And then use the same rewind mechanism as exceptions
  - Initiate recovery as soon as misprediction determined (<u>fast</u>)
    - requires checkpoint of all the state needed for recovery
    - should be able to handle out-of-order branch resolution
- Fast branch recovery
  - Invalidate all instructions in pipeline front-end
    - Fetch, Decode and Dispatch stage
  - Invalidate all insns in the pipeline back-end that depend on the branch
  - Use the checkpoints to recover data-structure states



# Fast Branch Recovery


#### Key Ideas:

- For branches, keep copy of all state needed for recovery
  - Branch stack stores recovery state
- For all instructions, keep track of pending branches they depend on
  - Branch mask register tracks which stack entries are in use
  - Branch masks in RS/FU pipeline indicate all older pending branches

#### **Branch Stack**




b-mask reg





#### Fast Branch Recovery - Dispatch Stage


- For branch instructions:
  - If branch stack is full, stall
  - Allocate stack entry, set bmask bit
  - Take snapshot of map table, free list, ROB, LSQ tails, etc.
  - Save PC & details needed to fix Branch Predictors (BP)
- All instructions:
  - Copy b-mask to RS entry





#### Fast Branch Recovery - Misprediction

- Fix ROB & LSQ:
  - Set tail pointer from branch stack
- Fix Map Table & free list:
  - Restore from checkpoint
- Fix RS & FU pipeline entries:
  - Squash if b-mask bit for branch== 1
- Clear branch stack entry, bmask bit
  - Can handle nested mispredictions!





#### Fast Branch Recovery - Correct Prediction

- Free branch stack entry
- Clear bit in b-mask
- Flash-clear b-mask bit in RS & pipeline:
  - Frees b-mask bit for immediate reuse
- Branches may resolve out-oforder!
  - b-mask bits keep track of unresolved control dependencies

