Spring 2016 :: CSE 502 – Computer Architecture



# Data-Parallel Architectures

Nima Honarmand

# Overview


- Data Parallelism vs. Control (Thread-Level) Parallelism
  - Data Parallelism: parallelism arises from executing essentially the same code on a large number of objects
  - Control Parallelism: parallelism arises from executing different threads of control concurrently
- Hypothesis: applications that use massively parallel machines will mostly exploit data parallelism
  - Common in the Scientific Computing domain
- DLP originally linked with SIMD machines; now SIMT is more common
  - SIMD: Single Instruction Multiple Data
  - SIMT: Single Instruction Multiple Threads



# Overview

- Many incarnations of DLP architectures over decades
  - Vector processors
    - Cray processors: Cray-1, Cray-2, ..., Cray X1
  - SIMD extensions
    - Intel MMX, SSE and AVX units
    - Alpha Tarantula (didn't see light of day ☺)
  - Old massively parallel computers
    - Connection Machines
    - MasPar machines
  - Modern GPUs
    - NVIDIA, AMD, Qualcomm, ...
- Focus on throughput rather than latency

## **Vector Processors**




Scalar processors operate on single numbers (scalars)

 Vector processors operate on linear sequences of numbers (vectors)

# What's in a Vector Processor?

- □ A scalar processor (e.g. a MIPS processor)
  - Scalar register file (32 registers)
  - Scalar functional units (arithmetic, load/store, etc)
- □ A vector register file (a 2D register array)
  - Each register is an array of elements
    - E.g. 32 registers with 32 64-bit elements per register
  - MVL = maximum vector length = max # of elements per register
- A set of vector functional units
  - Integer, FP, load/store, etc
  - Some times vector and scalar units are combined (share ALUs)

# Example of Simple Vector Processor



# **Basic Vector ISA**

<u>Instr</u> .	<u>Operands</u>	<u>Operation</u>	<u>Comment</u>				
vadd. <b>vv</b>	V1,V2,V3	V1=V2+V3	vector + vector				
VADD. <b>SV</b>	V1, <b>R0,</b> V2	V1= <b>RO</b> +V2	scalar + vector				
VMUL.VV	V1,V2,V3	V1=V2*V3	vector x vector				
VMUL.SV	V1,R0,V2	V1=R0*V2	scalar x vector				
VLD	V1,R1	V1=M[R1R1+63]	load, stride=1				
VLD <b>S</b>	V1,R1, <b>R2</b>	V1=M[R1R1 <b>+63*R2</b> ]	load, stride=R2				
VLD <b>X</b>	V1,R1, <b>V2</b>	V1=M[R1 <b>+V2[i],</b> i=063]	indexed load ( <b>gather</b> )				
VST	V1,R1	M[R1R1+63]=V1	store, stride=1				
VST <b>S</b>	V1,R1, <b>R2</b>	V1=M[R1R1 <b>+63*R2</b> ]	store, stride=R2				
VSTX	V1,R1, <b>V2</b>	V1=M[R1 <b>+V2[i],</b> i=063]	indexed store ( <b>scatter</b> )				

+ regular scalar instructions...

# Advantages of Vector ISAs

Compact: single instruction defines N operations


- Amortizes the cost of instruction fetch/decode/issue
- Also reduces the frequency of branches
- Parallel: N operations are (data) parallel
  - No dependencies
  - No need for complex hardware to detect parallelism
  - Can execute in parallel assuming N parallel datapaths
- Expressive: memory operations describe patterns
  - Continuous or regular memory access pattern
  - Can prefetch or accelerate using wide/multi-banked memory
  - Can amortize high latency for 1st element over large sequential pattern

# Vector Length (VL)


- Basic: Fixed vector length (typical in narrow SIMD)
   Is this efficient for wide SIMD (e.g., 32-wide vectors)?
- Vector-length (VL) register: Control the length of any vector operation, including vector loads and stores
  - e.g. VADD. VV with VL=10  $\leftarrow \rightarrow$  for (i=0; i<10; i++) V1[i]=V2[i]+V3[i]
  - VL can be set up to MVL (e.g., 32)
  - How to do vectors > MVL?
  - What if VL is unknown at compile time?

# **Optimization 1: Chaining**

- □ Suppose the following code with VL=32:
  - vmul.vv V1,V2,V3
  - vadd.vv V4,V1,V5 # very long RAW hazard
- Chaining
  - V1 is not a single entity but a group of individual elements
  - Pipeline forwarding can work on an element basis
- Flexible chaining: allow vector to chain to any other active vector operation => more read/write ports




# **Optimization 2: Multiple Lanes**



- Modular, scalable design
  - Elements for each vector register interleaved across the lanes
  - Each lane receives identical control
  - Multiple element operations executed per cycle
  - No need for inter-lane communication for most vector instructions

# Chaining & Multi-Iane Example




# **Optimization 3: Conditional Execution**

- Suppose you want to vectorize this: for (i=0; i<N; i++) if (A[i]!= B[i]) A[i] -= B[i];</p>
- □ Solution: Vector conditional execution (predication)
  - Add vector flag registers with single-bit elements (masks)
  - Use a vector compare to set the a flag register
  - Use flag register as mask control for the vector sub
    - Add executed only for vector elements with corresponding flag element set


Vector code

vld	V1, Ra
vld	V2, Rb
vcmp.neq.vv	M0, V1, V2 # vector compare
vsub.vv	V3, V2, V1, M0 # conditional vadd
vst	V3, Ra

6.888 Spring 2013 - Sanchez and Emer - L14








- Multi-core chip with Pentium-based SIMD processors
  - Targeting HPC market (Goal: high GFLOPS, GFLOPS/Watt)
- 4 hardware threads + wide SIMD units
  - Vector ISA: 32 vector registers (512b), 8 mask registers, scatter/gather
- In-order, short pipeline
  - Why in-order?




# Graphics Processing Unit (GPU)

- An architecture for compute-intensive, highly dataparallel computation
  - Exactly what graphics rendering is about
  - Transistors devoted to data processing rather than caching and flow control

GPU





# Data Parallelism in GPUs

- GPUs take advantage of massive DLP to provide very high FLOP rates
  - More than 1 Tera DP FLOP in NVIDIA GK110
- *SIMT* execution model
  - Single instruction multiple threads
  - Trying to distinguish itself from both "vectors" and "SIMD"
  - A key difference: better support for conditional control flow
- Program it with CUDA or OpenCL (among other things)
  - Extensions to C
  - Perform a "shader task" (a snippet of scalar computation) over many elements
  - Internally, GPU uses scatter/gather and vector-mask-like operations



# CUDA


- C-extension programming language
- Function types
  - Device code (kernel) : run on the GPU
  - Host code: run on the CPU and calls device programs
- Extensions / API
  - Function type : \_\_\_global\_\_\_, \_\_\_device\_\_\_, \_\_\_host\_\_\_
  - Variable type : \_\_\_\_shared\_\_\_, \_\_\_constant\_\_\_
  - cudaMalloc(), cudaFree(), cudaMemcpy(),...
  - \_\_\_\_syncthread(), atomicAdd(),...

```
__glcbal___void saxpy(int n, float a, float *x, float *y) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    if (i < n) y[i] = a*x[i] + y[i];
    // Perform SAXPY on with 512 threads/block
    int block_cnt = (N + 511) / 512;
    saxpy<<<block_cnt,512>>> (N, 2.0, x, y);
```



# **CUDA Software Model**

- A kernel is executed as a grid of thread blocks
  - Per-thread register and localmemory space
  - Per-block shared-memory space
  - Shared global memory space
- Blocks are considered cooperating arrays of threads
  - Share memory
  - Can synchronize
- Blocks within a grid are independent
  - can execute concurrently
  - No cooperation across blocks




Thr ead


#### **Heterogeneous Programming**



#### Use the right processor for the right job









# CUDA Hardware Model

- Follows the software model closely
- Each thread block executed by a single multiprocessor
  - Synchronized using shared memory
- Many thread blocks assigned to a single multiprocessor
  - Executed concurrently in a time-sharing fashion
  - Keep GPU as busy as possible
- Running many threads in parallel can hide DRAM memory latency
  - Global memory access : 2~300 cycles

#### Spring 2016 :: CSE 502 – Computer Architecture



# Example: NVIDIA Kepler GK110



Source: NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110

- 15 SMX processors, shared L2, 6 memory controllers
  - 1 TFLOP dual-precision FP
- HW thread scheduling
  - No OS involvement in scheduling



# Streaming Multiprocessor (SMX)


- Capabilities
  - 64K registers
  - 192 simple cores
    - Int and SP FPU
  - 64 DP FPUs
  - 32 LD/ST Units (LSU)
  - 32 Special Function Units (FSU)
- Warp Scheduling
  - 4 independent warp schedulers
  - 2 inst dispatch per warp

					_				uucu	on Ca					_				
Warp Scheduler			Warp Scheduler						Warp Scheduler					Warp Scheduler					
Dispatch Dispatch		Dispatch Dispatch				Dispatch Dispatch					Dispatch Dispatch								
Register File (65,536 x 32-bit)																			
÷	÷	+	+	+	÷	+	+	÷	+	+	+	+	+	+	+	+	+	÷	4
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core		DP Unit	LD/ST	SFU	Core		Core	DP Unit	Core	Core		DP Unit	LD/ST	SF
Core		Core	DP Unit		Core		DP Unit	LD/ST	SFU								DP Unit	LD/ST	SF
	Core			Core		Core				Core	Core	Core	DP Unit	Core		Core			
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SF
										ct Ne									
							64 KB												
					_		48 K	B Re				ache	_				_		
	Tex		Tex			Тех		Te>			Tex		Tex			Tex		Tex	

Source: NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110



- Warp: A set of threads that execute the same instruction (on different data elements)
- Fine-grained multithreading
  - One instruction per thread in pipeline at a time (No branch prediction)
  - Interleave warp execution to hide latencies
- Register values of all threads stay in register file
  - No OS context switching



Stony Brook University




## Warp-based SIMT vs. Traditional SIMD

- Traditional SIMD consists of a single thread
  - − SIMD Programming model (no threads) → SW needs to know vector length
  - ISA contains vector/SIMD instructions
- Warp-based SIMT consists of multiple scalar threads
  - Same instruction executed by all threads
    - Does not have to be lock step
  - Each thread can be treated individually
    - i.e., placed in a different warp  $\rightarrow$  programming model not SIMD
    - SW does not need to know vector length
    - Enables memory and branch latency tolerance
  - ISA is scalar  $\rightarrow$  vector instructions formed dynamically




# Warp Scheduling in Kepler


- 64 warps per SMX
  - 32 threads per warp
  - 64K registers/SMX
  - Up to 255 registers per thread
- Scheduling
  - 4 schedulers select 1 warp per cycle each
  - 2 independent instructions issued per warp
  - Total bandwidth = 4 \* 2 \* 32 = 256 ops/cycle
- Register Scoreboarding
  - To track ready instructions for long latency ops
- Compiler handles scheduling for fixedlatency operations
  - Binary incompatibility?




Source: NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110





















# Memory Hierarchy



Source: NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110

- Each SMX has 64KB of memory
  - Split between shared mem and L1 cache
    - 16/48, 32/32, 48/16
  - 256B per access
- 48KB read-only data cache
   Compiler controlled
- 1.5MB shared L2
- Support for atomic operations

   atomicCAS, atomicADD, ...
- Throughput-oriented main memory
  - Memory coalescing
  - Graphics DDR (GDDR)
    - Very wide channels: 256 bit vs. 64 bit for DDR
    - Lower clock rate than DDR