# Review \& Background 

Nima Honarmand

# Measuring \& Reporting Performance 

## Performance Metrics

- Latency (execution/response time): time to finish one task
- Throughput (bandwidth): number of tasks finished per unit of time
- Throughput can exploit parallelism, latency can't
- Sometimes complimentary, often contradictory
- Example: move people from $A$ to $B, 10$ miles
- Car: capacity $=5$, speed $=60$ miles $/$ hour
- Bus: capacity $=60$, speed $=20$ miles $/$ hour
- Latency: car = 10 min , bus $=30 \mathrm{~min}$
- Throughput: car = 15 PPH (w/ return trip), bus = 60 PPH


## Pick the right metric for your goals

## Performance Comparison

- "Processor $A$ is $X$ times faster than processor $B$ " if
- Latency (P, A) = Latency (P, B) / X
$-\operatorname{Throughput}(P, A)=\operatorname{Throughput}(P, B) * X$
- "Processor A is X\% faster than processor B" if - Latency $(P, A)=$ Latency $(P, B) /(1+X / 100)$
$-\operatorname{Throughput}(P, A)=\operatorname{Throughput}(P, B) *(1+X / 100)$
- Car/bus example
- Latency? Car is 3 times (200\%) faster than bus
- Throughput? Bus is 4 times (300\%) faster than car


## Latency/throughput of What Program?

- Very difficult question!
- Best case: you always run the same set of programs
- Just measure the execution time of those programs
- Too idealistic
- Use benchmarks
- Representative programs chosen to measure performance
- (Hopefully) predict performance of actual workload
- Prone to Benchmarketing:
"The misleading use of unrepresentative benchmark software results in marketing a computer system"
-- wikitionary.com


## Types of Benchmarks

- Real programs
- Example: CAD, text processing, business apps, scientific apps
- Need to know program inputs and options (not just code)
- May not know what programs users will run
- Require a lot of effort to port
- Kernels
- Small key pieces (inner loops) of scientific programs where program spends most of its time
- Example: Livermore loops, LINPACK
- Toy Benchmarks
- e.g. Quicksort, Puzzle
- Easy to develop, predictable results, may use to check correctness of machine but not as performance benchmark


## SPEC Benchmarks

- System Performance Evaluation Corporation
"non-profit corporation formed to establish, maintain and endorse a standardized set of relevant benchmarks ..."
- Different set of benchmarks for different domains:
- CPU performance (SPEC CINT and SPEC CFP)
- High Performance Computing (SPEC MPI, SPEC OpenMP)
- Java Client Server (SPECjAppServer, SPECjbb, SPECjEnterprise, SPECjvm)
- Web Servers (SPECWeb)
- Virtualization (SPECVirt)
- ...


## Example: SPEC CINT2006

| Program | Language | Description |
| :--- | :--- | :--- |
| 400.perlbench | C | Programming Language |
| 401.bzip2 | C | Compression |
| 403.gcc | C | C Compiler |
| $\mathbf{4 2 9 . m c f}$ | C | Combinatorial Optimization |
| $\mathbf{4 4 5 . g o b m k}$ | C | Artificial Intelligence: Go |
| 456.hmmer | C | Search Gene Sequence |
| 458.sjeng | C | Artificial Intelligence: chess |
| 462.libquantum | C | Physics / Quantum Computing |
| 464.h264ref | C | Video Compression |
| 471.omnetpp | C++ | Discrete Event Simulation |
| 473.astar | C++ | Path-finding Algorithms |
| 483.xalancbmk | C++ | XML Processing |

## Example: SPEC CFP2006

| Program | Language | Description |
| :---: | :---: | :---: |
| 410.bwaves | Fortran | Fluid Dynamics |
| 416.gamess | Fortran | Quantum Chemistry. |
| 433.milc | C | Physics / Quantum Chromodynamics |
| 434.zeusmp | Fortran | Physics / CFD |
| 435.gromacs | C, Fortran | Biochemistry / Molecular Dynamics |
| 436.cactusADM | C, Fortran | Physics / General Relativity |
| 437.leslie3d | Fortran | Fluid Dynamics |
| 444.namd | C++ | Biology / Molecular Dynamics |
| 447.deallI | C++ | Finite Element Analysis |
| 450.soplex | C++ | Linear Programming, Optimization |
| 453.povray | C++ | Image Ray-tracing |
| 454.calculix | C, Fortran | Structural Mechanics |
| 459.GemsFDTD | Fortran | Computational Electromagnetics |
| 465.tonto | Fortran | Quantum Chemistry |
| 470.1 lbm | C | Fluid Dynamics |
| 481.wrf | C, Fortran | Weather |
| 482.sphinx3 | C | Speech recognition |

## Benchmark Pitfalls

- Benchmark not representative
- Your workload is I/O bound $\rightarrow$ SPECint is useless
- Benchmarketing pressure causes vendors to optimize compiler/hardware/software to benchmarks
- Benchmark too old
- Benchmarks age poorly
$\rightarrow$ Need to be periodically refreshed


## Summarizing Performance Numbers (1)

- Latency is additive, throughput is not
- Latency(P1+P2, A) = Latency(P1, A) + Latency (P2, A)
- Throughput(P1+P2, A) !=

Throughput(P1, A) + Throughput(P2,A)

- Example:
- 180 miles @ 30 miles/hour + 180 miles @ 90 miles/hour
-6 hours at 30 miles/hour +2 hours at 90 miles/hour
- Total latency is $6+2=8$ hours
- Total throughput is not 60 miles/hour
- Total throughput is only 45 miles/hour! ( 360 miles / ( $6+2$ hours))


## Arithmetic Mean is Not Always the Answer!

## Summarizing Performance Numbers (2)

- Arithmetic: times
- proportional to time $\frac{1}{n} \sum_{i=1}^{n}$ Time $_{i}$
- e.g., latency
- Harmonic: rates
- inversely proportional to time
- e.g., throughput

- Geometric: ratios
- unit-less quantities
- e.g., speedups \& normalized times


Used by SPEC CPU

- Any of these can be weighted


## Memorize these to avoid looking them up later

Improving Performance

## Principles of Computer Design

- Take Advantage of Parallelism
- E.g., multiple processors, disks, memory banks, pipelining, multiple functional units
- Speculate to create (even more) parallelism
- Principle of Locality
- Reuse of data and instructions
- Focus on the Common Case
- Amdahl's Law


## Parallelism: Work and Critical Path

- Parallelism: number of independent tasks available
- Work $\left(T_{1}\right)$ : time on sequential system
- Critical Path $\left(\mathrm{T}_{\infty}\right)$ : time on infinitely-parallel system
- Average Parallelism:

$$
z=(x-y) *(x+y)
$$

$$
P_{\text {avg }}=T_{1} / T_{\infty}
$$

- For a p-wide system:

$$
\begin{aligned}
& T_{p} \geq \max \left\{T_{1} / p, T_{\infty}\right\} \\
& P_{\text {avg }} \gg p \Rightarrow T_{p} \approx T_{1} / p
\end{aligned}
$$

$$
\begin{aligned}
& x=a+b \\
& y=b * 2
\end{aligned}
$$



## Principle of Locality

- Recent past is a good indication of near future

Temporal Locality: If you looked something up, it is very likely that you will look it up again soon

Spatial Locality: If you looked something up, it is very likely you will look up something nearby soon

## Amdahl's Law

Speedup $=$ time $_{\text {without enhancement }} /$ time $_{\text {with enhancement }}$
An enhancement speeds up fraction $f$ of a task by factor $S$ time $_{\text {new }}=$ time $_{\text {orig }} \cdot((1-f)+f / S)$ $S_{\text {overall }}=1 /((1-f)+f / S)$ time $_{\text {orig }}$
(1-f) time $_{\text {new }}$

$$
(1-f)
$$

## Make the common case fast!

## The Iron Law of Processor Performance (1)



Architects target CPI, but must understand the others

## The Iron Law of Processor Performance (2)

- The three components of Iron Law are interdependent
- Because of the factors they depend upon
- Trying to change one will imply changes in the others
- Processor architects mostly target CPI but must understand the others extremely well
- Architects are the interface between software people (compiler, OS, etc.) and those who build the physical hardware


## Another View of CPU Performance (1)

- Instruction frequencies for a given program on a given machine

| Instruction Type | Frequency | Avg. CPI |
| :--- | :--- | :--- |
| Load | $25 \%$ | 2 |
| Store | $15 \%$ | 2 |
| Branch | $20 \%$ | 2 |
| ALU | $40 \%$ | 1 |

- What is the average CPI (cycles per instruction)?

$$
\begin{aligned}
\text { Average CPI } & =\frac{\sum_{i=1}^{n} \text { InstFrequency }{ }_{i} \times C P I_{i}}{\sum_{i=1}^{n} \text { InstFrequency }_{i}} \\
& =\frac{0.25 \times 2+0.15 \times 2+0.2 \times 2+0.4 \times 1}{1}=1.6
\end{aligned}
$$

## Another View of CPU Performance (2)

- Assume all conditional branches in previous machine use simple tests of equality with zero (BEQZ, BNEZ)
- Consider adding complex comparisons to conditional branches
$-25 \%$ of branches can use complex scheme $\rightarrow$ no need for preceding ALU instruction
- Because of added complexity, CPU cycle time of original machine is $10 \%$ faster
- Will this change increase CPU performance?

New CPU CPI $=\frac{0.25 \times 2+0.15 \times 2+0.2 \times 2+(0.4-0.25 \times 0.2) \times 1}{1-0.25 \times 0.2}=1.63$
Hmm... Both slower clock and increased CPI? Something smells fishy !!!

## Another View of CPU Performance (3)

- Recall the Iron Law
- The two programs have different number of instructions

Old CPU Time $=$ InstCount ${ }_{\text {old }} \times C P I_{\text {old }} \times$ cycle_time ${ }_{\text {old }}=N \times 1.6 \times c t$
New CPU Time =
InstCount $_{\text {new }} \times C P I_{\text {new }} \times$ cycle_time $_{\text {new }}=(1-0.25 \times 0.2) N \times 1.63 \times 1.1 c t$
Speedup $=\frac{1.6}{(1-0.25 \times 0.2) \times 1.63 \times 1.1}=0.94 \quad \begin{aligned} & \text { The new CPU is slower } \\ & \text { for this instruction mix }\end{aligned}$

## Partial Performance Metrics Pitfalls

- Which processor would you buy?
- Processor A: CPI = 2, clock $=2.8 \mathrm{GHz}$
- Processor B: CPI = 1, clock $=1.8 \mathrm{GHz}$
- Probably A, but B is faster (assuming same ISA/compiler)
- Classic example
- 800 MHz Pentium III faster than 1 GHz Pentium 4
- Same ISA and compiler
- Some Famous Partial Performance Metrics
- MIPS: Million Instruction Per Second
- MFLOPS: Million Floating-Point Operations Per Second

A simplified review of Trends in Computing Technology

## Early days: 60s \&70s

- Focus on instruction set designs
- A lot of programming done in assembly, and memory was scarce
- CISC instruction sets popular
- CISC: Complex Instruction Set Computing)
- Improve "instructions/program" with "complex" instructions
- Easy for assembly-level programmers, good code density
- Example: x86 (Intel and AMD processors)

Age of RISC: 80s \& 90s (1)
A combination of multiple effects led to advent of fast processors:

1) Compilers became powerful and popular in late 70s - Compilers are not good at using complex instructions effectively; they would mostly use a simple subset of instructions in a CISC ISA
2) It is not easy to build optimized, high-performance pipelines for a CISC ISA
$\rightarrow$ Simple RISC instruction sets became popular

## Interlude: RISC vs. CISC

- RISC: Reduced Instruction Set Computing)
- Improve "cycles/instruction" with many single-cycle instructions
- Increases "instruction/program", but hopefully not as much
- Help from smart compiler
- Perhaps improve clock cycle time (seconds/cycle)
- via aggressive implementation allowed by simpler instructions
- Example: MIPS, SPARC, ARM, ...
- Modern x86 processors translate CISC code to RISC internally
- Called " $\mu$-ops" by Intel and "ROPs" (RISC-ops) by AMD
- And then execute the RISC code


## Age of RISC: 80s \& 90s (2)

3) Exponential growth in transistor count and speed

- Thanks to trends called "Moore's Law" and "Dennard Scaling"
- Moore's law: more transistors
- Dennard Scaling: smaller, faster, more power-efficient transistors
$\rightarrow$ More transistors + simple RISC ISA led to many architectural innovations
- Super-scalar (wide) pipelines: ability to execute multiple instructions in parallel
- Out-of-order executions: better utilization of wide pipelines
- Branch prediction and speculation: to find even more parallel work to do
- multi-level on-chip caches: to hide memory latency
- Super pipelines: deep pipelines to allow faster clock speed


## Interlude: Moore’s Law

- $1^{\text {st }}$ Moore's Law (1965)
"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year. Certainly over the short term this rate can be expected to continue, if not to increase."
- $2^{\text {nd }}$ Moore's Law (1975)
"The new slope might approximate a doubling every two years, rather than every year"
- Nowadays, Moore's law is a general term for any exponential change in technology (with different slopes)
- E.g., transistor size, transistor speed, processor performance, etc.



Age of RISC: 80s \& 90s (3)

- ILP wall hit in 90s
- Even with very wide pipelines, it is very hard to find many independent instructions to execute in parallel
- No point in building very wide pipelines
- Impacts on processor design:
- Very large on-chip caches: spend transistors on cache instead of pipeline
- Hardware multi-threading: let multiple threads share the pipeline
- Multi-core processors: instead of building one beefy, ultra-wide processor, build multiple less-wide processor cores on the same chip


## Age of Many cores: 2000s

- Power wall was hit around 2004
- Dennard scaling was no longer true
- Transistors were getting smaller but not much faster or more power efficient
- We could not increase transistor count and push frequency higher at the same time
- Many cores: push for even more cores
- Pipelines became simpler freeing up transistors
- More transistors used for more cores
- GPU: extreme example of many-core processor


## Current Reality: No more free lunch

- Moore's law is no more
- Transistor density increasing much more slowly today
- And soon will die out without new technological breakthroughs
- So, how to get more performance with the same transistor count, power budget and frequency?
- Answer: specialized hardware
- Hardware that is good for one for a few tasks but much less powerhungry and less complicated than general purpose processors
- Examples: Google TPU (for DNNs), Microsoft Catapult (for Bing search), Pixel Visual Core (for mobile image processing), Intel Crest (for DNN training), ...

Power Basics

## Power vs. Energy (1)

- Energy: capacity to do work or amount of work done
- Expressed in joules
- Energy(OP1+OP2)=Energy(OP1)+Energy(OP2)
- Power: instantaneous rate of energy transfer
- Expressed in watts
- energy / time (watts = joules / seconds)
- Power(Comp1+Comp2)=Power(Comp1)+Power(Comp2)
- In processors, all consumed energy is converted to heat $\rightarrow$ power consumption = rate of heat generation


## Power vs. Energy (2)



## Why is Energy Important?

- Impacts battery life for mobile devices
- Impacts electricity costs for tethered (plugged) machines
- You have to buy electricity
- It costs to produce and deliver electricity
- You have to remove generated heat
- It costs to buy and operate cooling systems
- Gets worse as data centers grow
- \$7M for 1000 server racks
- $2 \%$ of US electricity used by DCs in 2010 (Koomey'11)



## Why is Power Important?

- Because power delivery has a peak
- Power is also heat generation rate
- Must dissipate the heat
- Need heat sinks and fans and ...
- What if fans not fast enough?
- Chip powers off (if it's smart enough)
- Otherwise, it burns (or melts)
- Thermal failures even when fans OK
$-50 \%$ server reliability degradation for $+10^{\circ} \mathrm{C}$
$-50 \%$ decrease in hard disk lifetime for $+15^{\circ} \mathrm{C}$


## Power: The Basics (1)

- Dynamic Power
- Related to switching activity of transistors (from $0 \rightarrow 1$ and $1 \rightarrow 0$ ) Gate

- Dynamic Power $\propto C V_{d d}{ }^{2} A f$
- C: capacitance, function of transistor size and wire length
- $\mathrm{V}_{\mathrm{dd}}$ : Supply voltage
- A: Activity factor (average fraction of transistors switching)
- f: clock frequency
- About 50-70\% of processor power


## Power: The Basics (2)

- Static Power
- Current leaking from a transistor even if doing nothing (steady, constant energy cost)

- Static Power $\propto V_{d d}$ and $\propto e^{-c_{1} V_{t h}}$ and $\propto e^{c_{2} T}$
- This is a first-order model
- $c_{1}, c_{2}$ : some positive constants
- $V_{t h}$ : Threshold Voltage
- T: Temperature
- About 30-50\% of processor power


## Thermal Runaway

- Leakage is an exponential function of temperature
- $\uparrow$ Temp leads to $\uparrow$ Leakage
- Which burns more power
- Which leads to $\uparrow$ Temp, which leads to...


## Why Power Became an Issue (1)

- Good old days of ideal scaling (a.k.a. Dennard scaling)
- Every new semiconductor generation:
- Transistor dimension: x 0.7
- Transistor area: x 0.49
- $C$ and $V_{d d}: x 0.7$
- Frequency: 1 / 0.7 = 1.4

Dynamic Power
$\propto C V_{d d}{ }^{2} A f$
$\rightarrow$ Constant dynamic power density

- In those good old days, leakage was not a big deal
$\rightarrow$ Faster and more transistors with constant power density :


## Why Power Became an Issue (2)

- Recent reality: $\mathrm{V}_{\text {dd }}$ does not decrease much
- Switching speed is roughly proportional to $V_{d d}-V_{\text {th }}$
- If too close to threshold voltage $\left(\mathrm{V}_{\text {th }}\right) \rightarrow$ slow transistor
- Fast transistor \& low $\mathrm{V}_{\mathrm{dd}} \rightarrow$ low $\mathrm{V}_{\mathrm{th}} \rightarrow$ exponential increase in leakage $\boldsymbol{X}$
$\rightarrow$ Dynamic power density keeps increasing
- Leakage power has also become a big deal today
- Due to lower $\mathrm{V}_{\text {th }}$, smaller transistors, higher temperatures, etc.


## $\rightarrow$ We hit the power wall $)^{*}$

- Example: power consumption in Intel processors
- Intel 80386 consumed 2 W
- 4 GHz Intel Core i7-6700K consumes 95 W
- Heat must be dissipated from $1.5 \times 1.5 \mathrm{~cm}^{2}$ chip
- This is the limit of what can be cooled by air


## How to Reduce Processor Power (1)

- Clock gating: Stop switching in unused components
- reduces dynamic power
- Done automatically in most designs
- Near instantaneous on/off behavior

- Power gating: Turn off power to unused cores/caches
- reduces both static and dynamic power
- High latency for on/off

- Saving SW state, flushing dirty cache lines, turning off clock tree
- Carefully done to avoid voltage spikes or memory bottlenecks
- Opportunity: use thermal headroom for other cores


## How to Reduce Processor Power (2)

- Reduce Voltage $\left(\mathrm{V}_{\text {dd }}\right)$ : quadratic effect on dyn. power
- Negative (~linear) effect on frequency
- Dynamic Voltage/Frequency Scaling (DVFS): set frequency to the lowest needed
- Execution time $=I C *$ CPI * $f$
- Scale back $\mathrm{V}_{\text {dd }}$ to lowest for that frequency
- Lower voltage $\rightarrow$ slower transistors
- Dynamic Power proportional to $\mathrm{C} * \mathrm{~V}_{\mathrm{dd}}{ }^{2} * \mathrm{~F}$


## Not Enough! Need Much More!

## How to Reduce Processor Power? (3)

- Design for E \& P efficiency rather than speed
- New architectural designs:
- Simplify the processor, shallow pipeline, less speculation
- Efficient support for high concurrency (think GPUs)
- Augment processing nodes with accelerators
- New memory architectures and layouts
- Data transfer minimization
- ...
- New technologies:
- Low supply voltage ( $\mathrm{V}_{\mathrm{dd}}$ ) operation: Near-Threshold Voltage Computing
- Non-volatile memory (Resistive memory, STT-MRAM, ...)
- 3D die stacking
- Efficient on-chip voltage conversion
- Photonic interconnects
- ...


## Voltage/Frequency Scaling Example

- Example: say you reduce processor frequency by $20 \%$, allowing $20 \%$ reduction in $V_{\text {dd }}$
- What is the resulting power impact (considering only dynamic power)? $-0.8 \times 0.8 \times 0.8=0.512$ (half the power)
- What is the resulting energy impact (considering only dynamic power)?
$-0.8 \times 0.8=0.8$ energy
- What if I turned on two processor cores with 0.8 freq. and voltage?
- Almost same power, with $1.6 x$ performance if job is parallelizable
$\rightarrow$ In many cases you can get better "performance per watt" (as well as "performance per joule") with more parallel systems


## Processor Is Not Alone

## SunFire T2000



No single component dominates power consumption
Need whole-system approaches to save energy

# Instruction Set Architecture (ISA) 

## ISA: A Contract Between HW and SW

- ISA: Instruction Set Architecture
- A well-defined hardware/software interface
- Old days: target language for human programmers
- More recently: target language for compilers
- The "contract" between software and hardware
- Functional definition of operations supported by hardware
- Precise description of how to invoke all features
- No guarantees regarding
- How operations are implemented
- Which operations are fast and which are slow (and when)
- Which operations take more energy (and which take less)


## Components of an ISA (1)

1) Programmer-visible machine states

- Program counter, general purpose registers, control registers, etc.
- Memory
- Page table, interrupt descriptor table, etc.

2) Programmer-visible operations

- Operations: ALU ops, floating-point ops, control-flow ops, string ops, etc.
- Type and size of operands for each op: byte, half-word, word, double word, single precision, double precision, etc.

3) Addressing modes for each operand of an instruction

- Immediate mode (for immediate operands)
- Register addressing modes: stack-based, accumulator-based, generalpurpose registers, etc.
- Memory addressing modes: displacement, register indirect, indexed, direct, memory-indirect, auto-increment(decrement), scaled, etc.


## ISAs last forever, don’t add stuff you don't need

## Components of an ISA (2)

4) Programmer-visible behaviors
if imem[rip]=="add rd, rs, rt"

- What to do, when to do it then

$$
\begin{aligned}
& \text { rip } \Leftarrow \mathrm{rip}+1 \\
& \mathrm{gpr}[\mathrm{rd}]=\mathrm{gpr}[\mathrm{rs}]+\mathrm{gpr}[\mathrm{rt}]
\end{aligned}
$$

Example "register-transferlevel" description of an instruction
5) A binary encoding

## RISC vs. CISC

- Recall Iron Law:
- (instructions/program) * (cycles/instruction) * (seconds/cycle)
- CISC (Complex Instruction Set Computing)
- Improve "instructions/program" with "complex" instructions
- Easy for assembly-level programmers, good code density
- RISC (Reduced Instruction Set Computing)
- Improve "cycles/instruction" with many single-cycle instructions
- Increases "instruction/program", but hopefully not as much
- Help from smart compiler
- Perhaps improve clock cycle time (seconds/cycle)
- via aggressive implementation allowed by simpler instructions


## Today's x86 chips translate CISC into ~RISC

## RISC ISA

- Focus on simple instructions
- Easy to use for compilers
- Simple (basic) operations, many registers
- Easy to design high-performance implementations
- Easy to fetch and decode, simpler pipeline control, faster caches
- Fixed-length
- MIPS and SPARCv8 all insts are 32 bits (4 bytes)
- Especially useful when decoding multiple instructions simultaneously
- Few instruction formats
- MIPS has 3: R (reg, reg, reg), I (reg, reg, imm), J (addr)
- Alpha has 5: Operate, Op w/ Imm, Mem, Branch, FP
- Regularity across formats (when possible/practical)
- MIPS \& Alpha opcode in same bit-position for all formats
- MIPS rs \& rt fields in same bit-position for R and I formats
- Alpha ra/fa field in same bit-position for all 5 formats


## CISC ISA

- Focus on max expressiveness per min space
- Designed in era with fewer transistors
- Each memory access very expensive
- Pack as much work into as few bytes as possible
- Difficult to use for compilers
- Complex instructions are not compiler friendly $\rightarrow$ many instructions remain unused
- Fewer registers: register IDs take space in instructions
- For fun: compare x86 vs. MIPS backend in LLVM
- Difficult to build high-performance processor pipelines
- Difficult to decode: Variable length (1-18 bytes in x86), many formats
- Complex pipeline control logic
- Deeper pipelines
- Modern x86 processors translate CISC code to RISC first
- Called " $\mu$-ops" by Intel and "ROPs" (RISC-ops) by AMD
- And then execute the RISC code

