Spring 2018 :: CSE 502



# Out-of-Order Execution & Register Renaming

Nima Honarmand



## Out-of-Order (OOO) Execution (1)

- Essence of OOO execution is *Dynamic Scheduling*
- Dynamic scheduling: processor hardware determines instruction execution order
  - As opposed to static scheduling where processor just follows program order specified by compiler
- Goal: execute each instruction as quickly as possible while maintaining true data dependencies and control dependencies in the program




# Out-of-Order (OOO) Execution (2)

- Fetch many instructions into Instruction Window (IW)
  - Use branch prediction to speculate past branches
  - Today's high-end CPUs: 100+ instruction window
- Rename registers to avoid false register dependencies
  - WAW and WAR
- Scheduler identifies when to run each instruction in IW
  - Wait for all register dependencies to be resolved
- Make sure <u>memory dependencies</u> and <u>exception</u> <u>behavior</u> are maintained (later)



#### Out-of-Order Execution (3)





#### Superscalar != Out-of-Order

- These are **orthogonal** concepts
  - All combinations are possible (but not equally common)


$$C: R6 = Load 8[R9]$$

$$D: R5 = R2 - 4$$


E: 
$$R7 = Load\ 20[R5]$$

$$F: R4 = R4 - I$$

G: BEQ R4, #0




True dependencies





# Example Pipeline Terminology

- In-order 4-stage pipeline
  - F: Fetch
  - D: Decode and read register file
  - X: Execute and memory access
  - W: Writeback to register file






## Example Pipeline Diagram

- Alternative pipeline diagram
  - Down: instructions
  - Across: pipeline stages
  - In boxes: cycles
  - Convenient to follow out-of-order execution

Insn	D	X	W
f1 = ldf (r1)	c1	c2	<b>c</b> 3
f2 = mulf f0,f1	с3	c4+	<b>c</b> 7
stf f2,(r1)	с7	<b>c</b> 8	с9
r1 = addi r1,4	c8	с9	c10
f1 = ldf (r1)	c10	c11	c12
f2 = mulf f0,f1	c12	c13+	c16
stf f2,(r1)	c16	c17	c18




#### Instruction Buffer



- Trick: instruction buffer (a.k.a. instruction window)
  - A set of hardware components to hold in-flight instructions
- Split D into two parts
  - Accumulate decoded instructions in buffer in-order
  - Buffer sends instructions down rest of pipeline out-of-order




#### Dispatch and Issue



- Dispatch (D): first part of decode
  - Allocate slot in instruction buffer (if buffer is not full)
  - In order: blocks younger instructions (if buffer full)
- Issue (S): second part of decode
  - Send instructions from instruction buffer to execution units
  - Out-of-order: doesn't block younger instructions



#### Dispatch and Issue in Diversified Pipelines



Number of pipeline stages per FU can vary



## Register Renaming (1)

- Anti (WAR) and output (WAW) dependencies are false
  - Dep. is on name/location, not on data
  - Given infinite registers, WAR/WAW don't arise
  - Renaming removes WAR/WAW, but leaves RAW intact
- Register renaming (in hardware)
  - "Change" register names to eliminate WAR/WAW hazards
  - Architectural registers (r1, f0...) are <u>names</u>, not storage locations
  - Can have more locations than names
  - Can have multiple active versions of same name
- How does it work?
  - Map-table: maps names to most recent locations
  - On a write: allocate new location (from a free list), note in map-table
  - On a read: find location of most recent write via map-table



# Register Renaming (2)

- Anti (WAR) and output (WAW) deps. are false
  - Dep. is on name/location, not on data
  - Given infinite registers, WAR/WAW don't arise
  - Renaming removes WAR/WAW, but leaves RAW intact
- Example
  - Names: r1,r2,r3 Physical Locations: p1-p7
  - Original: r1→p1, r2→p2, r3→p3, p4-p7 are "free"

MapTable

r1	r2	r3
p1	p2	p3

FreeList

Original insns.

Renamed insns.



# Register Renaming (3)

- Anti (WAR) and output (WAW) deps. are false
  - Dep. is on name/location, not on data
  - Given infinite registers, WAR/WAW don't arise
  - Renaming removes WAR/WAW, but leaves RAW intact

#### Example

- Names: r1,r2,r3 Physical Locations: p1-p7
- Original: r1→p1, r2→p2, r3→p3, p4-p7 are "free"

#### MapTable

r1	r2	r3
p1	p2	p3
p4	p2	р3
p4	<b>p</b> 2	<b>5</b>
p4	p2	<b>p6</b>

FreeList

p4,p5,p6,p7
p5,p6,p7
p6,p7
<b>p</b> 7

Original insns.

add	r2,r3,r1
sub	r2,r1,r3
mul	r2, r3, r3
div	r1,4,r1

Renamed insns.

add	p2,p3,p4
sub	p2,p4,p5
mul	p2 p5,p6
div	p4,4,p7




## Tomasulo's Algorithm for 000

- Reservation Stations (RS): buffers to hold instructions
- Common Data Bus (CDB): broadcasts instruction results to RS
- Does two things:
  - Register renaming: removes WAR/WAW hazards
  - Forwarding (not shown for now to make example simpler)
    - Will discuss later



#### Tomasulo Data Structures (1)





#### Tomasulo Data Structures (2)

- Reservation Stations (RS)
  - FU, busy, op, R (architectural destination register's name)
  - T: destination register tag (RS# of this RS)
  - T1, T2: source register tag (RS# of RS that will output value)
  - V1, V2: source register values
- Map Table a.k.a. Register Alias Table (RAT)
  - Holds mappings from architectural registers to RS#
  - T: tag (RS#) that will write this register
  - Valid tags indicate the RS# that will produce result
- Common Data Bus (CDB)
  - Completed instructions broadcast their <RS#, value> on CDB
  - RS and Register File monitor CDB to learn about completed instructions




## Tomasulo Pipeline

- New pipeline structure: F, D, S, X, W
  - D (dispatch)
    - Structural hazard ? stall : allocate RS entry
      - In this case, structural hazard means there is no free RS entry
  - S (issue)
    - RAW hazard ? wait (monitor CDB) : go to execute
  - W (writeback)
    - Write register + free RS entry
    - W and RAW-dependent S in same cycle
      - Instruction(s) waiting for this result to be produced can now issue
    - W and structurally-stalled D in same cycle
      - Instruction waiting for a free RS entry can now be dispatched




Tomasulo Dispatch (D)



- Allocate RS entry (structural stall if no free entry)
  - Input register ready ? read RegFile value into RS : read tag into RS
  - Set register status (i.e., rename) for output register in map table




#### Tomasulo Issue (S)



- Wait for RAW hazards
  - Read register values from RS




#### Tomasulo Execute (X)






#### Tomasulo Writeback (W)



- Broadcast <RS#, Value> on CDB
  - R still matches Map Table entry? Clear MT entry, write result to RegFile
  - Compare CDB.T with all T1 and T2s in RS: tag match? clear tag, copy value



Where is the "register rename"?



- Value copies in RS (V1, V2)
- Instruction stores correct input values in its own RS entry
- "Free list" is implicit (allocate/deallocate as part of RS)



#### Tomasulo Data Structures

Insn Status				
Insn	D	S	Χ	W
f1 = ldf (r1)				
f2 = mulf f0,f1				
stf f2,(r1)				
r1 = addi r1,4				
f1 = ldf (r1)				
f2 = mulf f0,f1				
stf f2,(r1)				

Map Table		
Reg	Т	
£0		
f1		
£2		
r1		

CDB	
Τ	V

Res	ervatio	on Stat	ions					
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no						
3	ST	no						
4	FP1	no						
5	FP2	no						



Insn Status				
Insn	D	S	Χ	W
f1 = ldf (r1)	c1			
f2 = mulf f0,f1				
stf f2,(r1)				
r1 = addi r1,4				
f1 = ldf (r1)				
f2 = mulf f0,f1				
stf f2,(r1)				

Map Table		
Reg	Т	
£0		
f1	RS#2	
£2		
r1		

CDB	
T	V

Res	Reservation Stations									
T	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	yes	ldf	f1	_	_	_	[r1]		
3	ST	no								
4	FP1	no								
5	FP2	no								



Insn Status									
Insn	D	S	Χ	W					
f1 = ldf (r1)	c1	c2							
f2 = mulf f0,f1	<b>c2</b>								
stf f2,(r1)									
r1 = addi r1,4									
f1 = ldf (r1)									
f2 = mulf f0,f1									
stf f2,(r1)									

Map Table					
Reg	T				
£0					
f1	RS#2				
f2	RS#4				
r1					

CDB	
Т	V

Res	Reservation Stations									
Т	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	yes	ldf	f1	_	_	_	[r1]		
3	ST	no								
4	FP1	yes	mulf	f2	_	RS#2	[f0]	_		
5	FP2	no								



Insn Status								
Insn	D	S	Χ	W				
f1 = ldf (r1)	c1	<b>c2</b>	<b>c</b> 3					
f2 = mulf f0,f1	<b>c</b> 2							
stf f2,(r1)	<b>C</b> 3							
r1 = addi r1,4								
f1 = ldf (r1)								
f2 = mulf f0,f1								
stf f2,(r1)								

Map Table					
Reg	T				
f0					
f1	RS#2				
£2	RS#4				
r1					

CDB	
Т	V

Res	Reservation Stations										
Т	FU	busy	ор	R	T1	T2	V1	V2			
1	ALU	no									
2	LD	yes	ldf	f1	_	_	_	[r1]			
3	ST	yes	stf	_	RS#4	-	-	[r1]			
4	FP1	yes	mulf	f2	_	RS#2	[f0]	_			
5	FP2	no									

FP1

FP2

5

yes

no

mulf

£2



Tomasulo: Cycle 4

Ins	n Statu	S						Map Table				CDB
Ins	n		D	S	X	W		Reg	Т			T
f1	= ldf	(r1)	c1	c2	с3	<b>c4</b>		£0				RS#2 [f1]
£2	= muli	E f0,f	1 c2	c4				f1	RS	# <i>2</i>	+	h T T
stf	f2,(	r1)	с3					£2	RS	#4		]
r1	= add:	i r1,4	c4					r1	RS	#1		
f1	= ldf	(r1)										
£2	= muli	E f0,f	1									1df finished (W)
stf	f2,(	r1)										clear £1 RegStatus
Res	ervatio	on Stat	ions									CDB broadcast
Т	FU	busy	ор	R	T1	T2		V1	\	V2		
1	ALU	yes	addi	r1	-	-		[r1	] .	-		allocate
2	LD	no										free
3	ST	yes	stf	_	RS#4	<u> </u>		_		[r]	. 1	

**RS#2** 

[f0]

CDB. V RS#2 ready →

grab CDB value



Insn Status				
Insn	D	S	Χ	W
f1 = ldf (r1)	c1	<b>c</b> 2	с3	с4
f2 = mulf f0,f1	<b>c2</b>	с4	<b>c</b> 5	
stf f2,(r1)	с3			
r1 = addi r1,4	c4	<b>c</b> 5		
f1 = ldf (r1)	<b>c</b> 5			
f2 = mulf f0,f1				
stf f2,(r1)				

Map	Map Table		
Reg	Т		
£0			
f1	RS#2		
f2	RS#4		
r1	RS#1		

CDB	
Т	V

Res	Reservation Stations							
T	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	_	_	[r1]	_
2	LD	yes	ldf	f1	_	RS#1	-	_
3	ST	yes	stf	_	RS#4	_	_	[r1]
4	FP1	yes	mulf	f2	_	_	[f0]	[£1]
5	FP2	no						



Insn Status				
Insn	D	S	Х	W
f1 = ldf (r1)	<b>c1</b>	c2	с3	<b>c4</b>
f2 = mulf f0,f1	<b>c</b> 2	c4	c5+	
stf f2,(r1)	<b>c</b> 3			
r1 = addi r1,4	c4	c5	<b>c</b> 6	
f1 = ldf (r1)	с5			
f2 = mulf f0,f1	<b>c</b> 6			
stf f2,(r1)				

Мар	Map Table		
Reg	Т		
£0			
f1	RS#2		
f2	RS#4RS#5		
r1	RS#1		

CDB T V

no stall on WAW:
overwrite £2 RegStatus ————
anyone who needs old £2 tag has it

**Reservation Stations** busy op T2 V1 V2 FU R T1 addi r1 [r1] ALU yes ldf f1 RS#1 LDyes ST stf RS#4 [r1] yes mulf f2 [f1] FP1 [f0] yes FP2 mulf f2 RS#2 [f0] yes



Insn Status				
Insn	D	S	Х	W
f1 = ldf (r1)	c1	<b>c</b> 2	<b>c</b> 3	<b>c4</b>
f2 = mulf f0,f1	<b>c2</b>	c4	c5+	
stf f2,(r1)	<b>c</b> 3			
r1 = addi r1,4	<b>c4</b>	с5	С6	<b>c</b> 7
f1 = ldf (r1)	с5	<b>c7</b>		
f2 = mulf f0,f1	<b>c</b> 6			
stf f2,(r1)				

Map Table		
Reg	Т	
£0		
f1	RS#2	
£2	RS#5	
r1	RS#1	

CDB	
Т	V
RS#1	[r1]

no stall on WAR: anyone who needs old r1 has RS copy

D stall on store RS: structural (no space)

Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	yes	ldf	f1	_	RS#1	_	CDB.V
3	ST	yes	stf	_	RS#4	_	_	[r1]
4	FP1	yes	mulf	f2	_	_	[f0]	[£1]
5	FP2	yes	mulf	£2	_	RS#2	[f0]	_

addi finished (W)
clear r1 RegStatus
CDB broadcast

RS#1 ready → grab CDB value



Insn Status				
Insn	D	S	X	W
f1 = ldf (r1)	<b>c1</b>	<b>c</b> 2	с3	<b>c4</b>
f2 = mulf f0,f1	<b>c</b> 2	c4	c5+	<b>c</b> 8
stf f2,(r1)	с3	<b>C8</b>		
r1 = addi r1,4	c4	с5	С6	<b>c</b> 7
f1 = ldf (r1)	<b>c</b> 5	<b>c</b> 7	<b>C8</b>	
f2 = mulf f0,f1	С6			
stf f2,(r1)				

Map	Map Table		
Reg	Т		
£0			
f1	RS#2		
£2	RS#5		
r1			

CDB	
Т	V
RS#4	[f2]

mulf finished (W), f2 already overwritten by 2nd mulf (RS#5) CDB broadcast

Res	Reservation Stations									
Т	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	yes	ldf	f1	_	_	_	[r1]		
3	ST	yes	stf	_	RS#4	_	CDB.V	[r1]		
4	FP1	no								
5	FP2	yes	mulf	f2	_	RS#2	[f0]	_		

RS#4 ready → grab CDB value



Insn Status							
Insn	D	S	Χ	W			
f1 = ldf (r1)	<b>c1</b>	<b>c</b> 2	<b>c</b> 3	<b>c4</b>			
f2 = mulf f0,f1	<b>c2</b>	c4	c5+	<b>c</b> 8			
stf f2,(r1)	с3	<b>c</b> 8	<b>c</b> 9				
r1 = addi r1,4	c4	с5	С6	<b>c</b> 7			
f1 = ldf (r1)	с5	<b>c</b> 7	<b>c</b> 8	с9			
f2 = mulf f0,f1	<b>c</b> 6	с9					
stf f2,(r1)							

Map Table					
Reg	Т				
f0					
f1	RS#2				
f2	RS#5				
r1					

CDB	
Т	V
RS#2	[f1]

2nd ldf finished (W) clear f1 RegStatus CDB broadcast

Res	Reservation Stations									
T	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	no								
3	ST	yes	stf	_	_	_	[f2]	[r1]		
4	FP1	no								
5	FP2	yes	mulf	f2	_	RS#2	[f0]	CDB.V		

RS#2 ready → grab CDB value



Insn Status				
Insn	D	S	Х	W
f1 = ldf (r1)	c1	c2	с3	c4
f2 = mulf f0,f1	<b>c2</b>	c4	c5+	c8
stf f2,(r1)	<b>c</b> 3	<b>c</b> 8	с9	<b>c10</b>
r1 = addi r1,4	с4	с5	с6	<b>c</b> 7
f1 = ldf (r1)	с5	<b>c</b> 7	c8	с9
f2 = mulf f0,f1	С6	с9	<b>c10</b>	
stf f2,(r1)	<b>c10</b>			

Map Table						
Reg	Т					
£0						
f1						
f2	RS#5					
r1						

CDB	
T	V

stf finished (W) no output register  $\rightarrow$  no CDB broadcast

Res	Reservation Stations									
Т	FU	busy	ор	R	T1	T2	V1	V2		
1	ALU	no								
2	LD	no								
3	ST	yes	stf	-	RS#5	1	ı	[r1]		
4	FP1	no								
5	FP2	yes	mulf	£2	_	_	[f0]	[f1]		

free → allocate



## Superscalar Tomasulo Pipeline

- Recall: Dynamic scheduling and multi-issue are orthogonal
  - N: superscalar width (number of parallel operations)
    - To allow superscalar
  - WS: window size (number of reservation stations)
    - To allow out-of-order
- What is needed for an N-by-WS Tomasulo?
  - RS: N tag/value write (D), N value read (S), 2WS tag cmp (W)
  - Select logic: WS→N priority encoder (S)
  - Map Table: 2N read ports (D), N write ports (D)
  - Register File: 2N read ports (D), N write ports (W)
  - CDB: **N** (W)



## Superscalar Select Logic

- Among all the ready instructions in RS, which one(s) to issue next?
- Superscalar select logic: has to choose N instructions out of up to WS
  - WS→N priority encoder
  - Somewhat complicated: O(N<sup>2</sup> log<sub>2</sub> WS)
  - Can simplify using different RS designs


#### Split design

- Divide RS into N banks: 1 per FU?
- Implement N separate WS/N→1 encoders
- + Simpler: N \* log<sub>2</sub> WS/N
- Less scheduling flexibility

#### FIFO design

- Split RS into N banks, and only issue instruction at the head of each RS bank
- + Simpler: no select logic at all
- Less scheduling flexibility (but surprisingly not that bad)





- Yes, but it's more complicated than you might think
  - In fact: requires a completely new pipeline



#### Out-of-Order Forwarding Is Hard (1)

	No Forwarding				Forwarding			
Insn	D	S	X	W	D	S	Х	W
f1 = ldf (r1)	c1	с2	<b>c</b> 3	<b>c4</b>	c1	с2	с3	<b>c4</b>
f2 = mulf f0,f1	с2	c4	c5+	<b>c</b> 8	c2	с3	c4+	с7

- Forwarding:  $ldf X in c3 \rightarrow mulf X in c4$ 
  - This means mulf should do S in c3
  - But how can mulf do S in c3 if ldf does W in c4?
- Must change pipeline



#### Out-of-Order Forwarding Is Hard (2)

- Modern OOO schedulers with forwarding
  - Split CDB tag and value, move tag broadcast to S
    - ldf tag broadcast now in S → mulf S in cycle 3
  - How do multi-cycle operations work?
    - Delay tag broadcast according to FU latency
  - How about variable-latency operations (e.g., cache misses)?
    - Speculatively broadcast tag assuming best-case delay (e.g., cache hit)
    - If wrong, kill and replay the dependent instructions
      - And their dependent instructions, and their dependents, etc.
- → Very complex schedulers used in high-performance processors