Spring 2018 :: CSE 502




Pipeline Front-End (Instruction Fetch & Branch Prediction)

Nima Honarmand



Big Picture






Fetch Rate is an ILP Upper Bound

- Instruction fetch limits performance
 - To sustain IPC of N, must fetch N insts. per cycle
 - N on average, some cycles even more than N
- N-wide superscalar *ideally* fetches N insts. per cycle
- This doesn't happen in practice due to:
 - Instruction cache organization
 - Branches
 - and the interaction between the two



Instruction Cache Organization


- To fetch N instructions per cycle...
 - I\$ line must be wide enough for N instructions
- PC register selects I\$ line
- A fetch group is the set of instructions to be fetched
 - For N-wide machine, [PC, PC+N-1]





Problem: Fetch Misalignment


- If PC = xxx01001, N=4:
 - Ideal fetch group is xxx01001 through xxx01100 (inclusive)





Reducing Fetch Misalignment

- Fetch block A and A+1 in parallel
 - Banked I\$ + rotator network
 - To put instructions back in correct order
 - May add latency (add pipeline stages to avoid slowing the clock down)





Next Problem: Branches


Branch Classification:

- Direction-wise:
 - Conditional
 - Conditional branches
 - Can use Condition code (CC) register or General purpose register
 - Unconditional
 - Jump, subroutine call, return
- Target-wise:
 - Instruction-encoded
 - PC-relative
 - Absolute addr
 - Computed (target derived from register or stack)



What's Bad About Branches?

1) Cause fragmentation of I\$ lines




- 2) Cause disruption of sequential control flow
 - Need to determine direction and target before fetching next fetch group



Branches Disrupt Sequential Control Flow

- It can take multiple cycles to calculate branch direction and target
- Naïve design would stall Fetch stage until that happens
- High-perf. designs use prediction for both
 - Direction prediction
 - Target prediction
- Two orthogonal issues!






Branch Prediction Types

- Static prediction
 - Always predict not-taken (pipelines do this naturally)
 - Based on branch offset if PC-relative
 - E.g., predict backward branch taken (why?)
 - Use compiler hints
 - These are all direction prediction, what about target?
- Dynamic prediction
 - Uses special hardware (our focus today)



Dynamic Branch Prediction



- Requires three mechanisms in hardware:
 - Prediction
 - Validation and training of the predictors
 - Misprediction recovery
- Prediction uses two hardware predictors
 - Direction predictor guesses if branch is taken (just conditional branches)
 - Target predictor guesses the destination PC (applied to all branches)




Target Prediction



Target Prediction


- Target: 32- or 64-bit instruction address
- Turns out targets are generally easier to predict
 - Taken target doesn't usually change
- Only need to predict taken-branch targets
- Predictor is really just a "cache"
 - Called Branch Target Buffer (BTB)



Next PC




Branch Target Buffer (BTB)





Set-Associative BTB







Making BTBs Cheaper

- Take advantage of the fact that branch prediction is permitted to be wrong
 - Processor must have ways to detect mispredictions
 - Correctness of execution is always preserved
 - Performance may be affected
- Can tune BTB accuracy based on cost




BTB w/Partial Tags







BTB w/PC-offset Encoding






BTB Miss?

- Suppose direction predictor says "taken", and target predictor (BTB) misses
- Could default to fall-through PC (as if Dir-Pred said NT)
 - But we know that's likely to be wrong!
- Stall fetch until target known ... when's that?
 - PC-relative: after decode, we can compute target
 - Indirect: must wait until register read/exec




BTB and Subroutine Calls



- BTB can easily predict target of most calls because they don't change
- But some calls do change their targets
 - Example?
 - Virtual function calls in C++
 - BTB can still be effective if they don't change too much




How about Subroutine Returns?





Solution: Return Address Stack (RAS)


- Keep track of the call stack in a HW structure (RAS)
- When executing CALL, put return addr (i.e., inst after CALL) on top of RAS
- When executing RET, use address on top of RAS as target prediction





Return Address Stack Overflow

- What to do if RAS is full?
 - Can happen if call stack too deep
- 1) Wrap-around and overwrite
 - Will lead to eventual misprediction (after four pops in this example)
- 2) Do not modify the RAS
 - Will lead to misprediction on next pop
 - Need to keep track of # of calls that were not pushed



In practice, most processors use solution #1.

Spring 2018 :: CSE 502



Direction Prediction



Branches Are Not Memory-Less

- If a branch was previously taken...
 - There's a good chance it'll be taken again




Simple Direction Predictors

- Always predict N (not taken)
 - No fetch bubbles (always just fetch the next line)
 - Performs horribly on loops
- Always predict T
 - Performs pretty well on (long) loops
 - But, what if you have if statements?




Last Outcome Predictor

Do what you did last time






Misprediction Rates?






Saturating Two-Bit Counter

- Predict N
- Predict T
- → Transition on T outcome
- → Transition on N outcome



FSM for Last-Outcome Prediction



FSM for 2bC (2-bit Counter)




Example



Only 1 Mispredict per N branches now! DC08: 99.999% DC04: 99.0%



HW Organization: Table of 2bC Predictors



- Hash can simply be the log₂n least significant bits of PC
 - Or, something more sophisticated



tick();

odd();}

if((i & 1) == 1)

0xDC50:

Dealing with Toggling Branches


- Branch at 0xDC50 changes on every iteration
 - 1bc and 2bc don't do too well (50% at best)
 - But it's still obviously predictable

 0xDC08:
 for(i=0; i < 100000; i++) {</td>

 0xDC44:
 if((i % 100) == 0)
- Why?
 - It has a repeating pattern: (NT)*
 - How about other patterns? (TTNTN)*
- Use branch correlation
 - Branch outcome is often related to previous outcome(s)



Idea: Track the *History* of Branches



prev = I 3 3 prediction = T x

prev = 0 (3) (2) prediction = T

prev = I 3 2 prediction = T

prev = I 3 3 prediction = T

prev = I 3 0 prediction = N

prev = 0 3 prediction = T


prev = I 3 0 prediction = N

prev = 0 3 prediction = T



Deeper History Covers More Patterns

Counters learn "pattern" of prediction




```
Branch outcomes: 00110011001... Pattern: (0011)^*

001 \rightarrow 1; 011 \rightarrow 0; 110 \rightarrow 0; 100 \rightarrow 1
```



Predictor Organizations


- Limited counter budget → aliasing is inevitable
 - Different organizations trades off aliasing in different places





Branch Predictor Example (1)

- 1024 counters (2¹⁰)
 - 32 sets (■)
 - 5-bit PC hash chooses a set
 - Each set has 32 counters
 - History length of 5 ($log_2 32 = 5$)
 - $-32 \times 32 = 1024$




- Branch collisions
 - 1000's of branches collapsed into only 32 sets



Branch Predictor Example (2)

- 1024 counters (2¹⁰)
 - 128 sets (**□**)
 - 7-bit PC hash chooses a set
 - Each set has 8 counters
 - History length of 3 ($log_2 8 = 3$)
 - $-128 \times 8 = 1024$



- Limited Patterns/Correlation
 - Can now only handle history length of three




Two-Level Predictor Organization (1)

- In practice, keeping a separate history (h bits) and a set of counters (2h counters) for each branch would waste too much space
 - Many branches, only have few valid histories, thus wasting counters corresponding to unused histories
- To reduce waste, we can use a two-level predictor organization consisting of two tables
 - Branch History Table (BHT): tracks branch histories
 - Pattern History Table (PHT): contains the 2bC counters



Two-Level Predictor Organization (2)

- Branch History Table (BHT)
 - 2^a entries
 - h-bit history per entry
- Pattern History Table (PHT)
 - 2^b sets
 - 2^h counters per set
- Total Size in bits
 - $-h\times2^a+2^{(b+h)}\times2$ Each entry is a 2-bit counter





Classes of Two-Level Predictors

- h = 0 (Degenerate Case)
 - Regular table of 2bC's (b = log_2 (#counters))
- a > 0, h > 0
 - "Local History" two-level predictor
 - Predict branch from <u>its own</u> (and aliasing branches') previous outcomes
- a = 0, h > 0
 - "Global History" two-level predictor
 - Predict branch from previous outcomes of <u>all</u> branches
 - Useful due to global branch correlations



Why Global Correlations Exist

Example: related branch conditions

```
A: p = findNode(foo);
if (p is parent)
do something;


do other stuff; /* may contain more branches */
Outcome of second
branch is always
opposite of the first
branch
```



A Global-History Predictor

Single global


Branch History Register (BHR)





gshare Global Predictor

- For a fixed number of counters, there is a trade-off between h (history length) and b (number of branches)
- Observation: in the previous design, not all 2^h "states" are used
 - (TTNN)* uses ¼ of the states for a history length of 4
 - (TN)* uses two states regardless of history length
- "gshare" predictor (McFarling 1993) combines PC and global history for better counter utilization





Tradeoff Between b and h

- Assume fixed number of counters
- Larger h → Smaller b
 - − Larger h → longer history
 - Able to capture more patterns
 - Longer warm-up/training time
 - Smaller b → more branches map to same set of counters
 - More interference
- Larger b → Smaller h
 - The opposite...



Pros and Cons of Long Branch Histories

- Long global history provides context
 - More potential sources of correlation
- Long history incurs costs
 - PHT cost increases exponentially: O(2^h) counters
 - Training time increases, possibly decreasing accuracy



Predictor Training Time

- Ex: prediction equals opposite for 2nd most recent
 - Hist Len = 2
 - 4 states to train:

$$NN \rightarrow T$$
 $NT \rightarrow N$
 $TT \rightarrow N$

- Hist Len = 3
- 8 states to train:

 $NNN \rightarrow T$ $NNT \rightarrow T$ $NTN \rightarrow N$ $NTT \rightarrow T$ $TNT \rightarrow T$ $TTN \rightarrow N$

 $TTT \rightarrow N$




Tournament Predictors (1)

- Some branches exhibit local history correlations
 - E.g., loop branches
- Some branches exhibit global history correlations
 - "spaghetti logic", ex. if-elsif-elsif-elsif-else branches
- Global and local correlation often exclusive
 - Global history hurts locally-correlated branches
 - Local history hurts globally-correlated branches
- Idea: use hybrid designs consisting of both types of predictors
 - E.g., Alpha 21264 used hybrid of gshare (global) & simple table of 2bCs with no history (local)



Tournament Predictors (2)



If meta-counter MSB = 0, use pred₀ else use pred₁

table of 2-bit counters

Pred ₀	Pred ₁	Meta Update
×	×	
×	✓	Inc
✓	×	Dec
√	✓	




Overriding Branch Predictors

- Large (more accurate) predictors have higher latency
 - Either slow down the clock, or stall fetch for multiple cycles until predictor generates its result
 - **✗** Both are bad options
- Idea: use two branch predictors
 - 1st one has single-cycle latency (fast, medium accuracy)
 - 2nd one has multi-cycle latency, but more accurate
 - Second predictor can override the 1st prediction
- E.g., in PowerPC 604
 - BTB takes 1 cycle to generate the target
 - Small 64-entry table
 - 1st predictor: Predict taken if hit
 - Direction-predictor takes 2 cycles
 - Large 512-etnry table
 - 2nd predictor



Overriding Branch Predictors (2)




If A=A' (both preds agree), done



Speculative Branch Update (1)

- Ideal branch predictor operation
 - 1. Given PC, predict branch outcome
 - 2. Given actual outcome, update/train predictor
 - 3. Repeat
- Actual branch predictor operation
 - Streams of predictions and updates proceed in parallel





Speculative Branch Update (2)

- BHR update cannot be delayed until commit
 - But correct outcome not known until commit

Predict: A B C D E F G

Update:

A B C D E F G

Branches B-E all predicted with the same stale BHR value



Speculative Branch Update (3)

- Update branch history using predictions
 - Speculative update
- If predictions are correct, then BHR is correct
- What happens on a misprediction?
 - Should recover as soon as branch is resolved (EX)
 - More details in recovery slides



Other Branch Prediction Approaches

- These BP styles are the foundation of many of modern BPs in use today
 - But there are many variations of these or other proposed techniques

Examples:

- Loop predictor: used in Intel processors
 - Predicts number of loop iterations to avoid end-of-loop misprediction
- Perceptron predictor: rumored to be used in some Samsung & AMD processors
 - Uses a perceptron-like mechanism to assign weights to correlation of a given branch with previous branches to allow much larger histories
- Tagged hybrid predictors: rumored to be used in recent Intel procs
 - Uses multiple predictors (each with a different history length) and a meta-predictor to select among them



Validation, Training & Misprediction Recovery



Validating Branch Outcome (1)

- Need to validate both <u>target</u> and <u>direction</u>
 - Each might be calculated at different stages of pipeline
 - Depending on the branch type
 - E.g., <u>direction</u> of unconditional branch is known in Decode stage
 - E.g., <u>target</u> of register-indirect-with-offset branch is known in Execute stage
 - Can validate each one separately
 - As soon as the correct answer is determined
 - Or, both at the same time
 - For example, after "executing" the branch in the execute stage



Validating Branch Outcome (2)

- Validation involves
 - Training of the predictors (always)
 - Misprediction recovery (if mispredicted)
- Training involves updating both predictors
 - Might need some extra information such as BHR used in prediction
 - Should keep this information in pipeline registers to use for training
- Misprediction recovery involves
 - Re-steering fetch to correct address
 - Recovering correct pipeline state
 - Mainly squashing instructions from the wrong path
 - But also, other stuff like predictor states, RAS content, etc.



Misprediction Recovery

- Two options
 - 1) Can wait until the branch reaches the head of ROB (slow)
 - And then use the same abort-and-restart mechanism as exceptions
 - 2) Initiate recovery as soon as misprediction determined (fast)
 - Requires checkpoint of all the state needed for recovery
 - Should be able to handle out-of-order branch resolution
- Fast branch recovery
 - Invalidate all instructions in pipeline front-end
 - Fetch, Decode and Dispatch stage
 - Invalidate all insns in back-end that depend on branch
 - Need a mechanism to identify branch-dependent instructions
 - Use checkpoints to recover data-structure states



Fast Branch Recovery


Key Ideas:

- On prediction, keep copy of all state needed for recovery
 - Branch stack stores recovery state
- For all instructions, keep track of pending branches they depend on
 - Branch mask register tracks which stack entries are in use
 - Branch masks in RS entry indicate all older pending branches

Branch Stack




b-mask reg





Fast Branch Recovery - Dispatch Stage


- For branch instructions:
 - If branch stack is full, stall
 - Allocate stack entry, setb-mask bit
 - Take snapshot of map table, free list, ROB, LSQ tails, etc.
 - Save PC & details needed to fix Branch Predictors (BP)
- All instructions:
 - Copy b-mask to RS entry





Fast Branch Recovery - Misprediction

- Fix ROB & LSQ:
 - Set tail pointer from branch stack
- Fix Map Table & free list:
 - Restore from checkpoint
- Fix RS & FU pipeline entries:
 - Squash if b-mask bit for branch == 1
- Clear branch stack entry, bmask bit
- This design can handle nested mispredictions!



RS



Fast Branch Recovery - Correct Prediction

- Free branch stack entry
- Clear bit in b-mask
- Flash-clear b-mask bit in RS & pipeline:
 - Frees b-mask bit for immediate reuse
- Branches may resolve out-oforder!
 - b-mask bits keep track of <u>all</u> unresolved control dependencies

