Spring 2015 :: CSE 502 – Computer Architecture



#### Pipeline Front-end Instruction Fetch & Branch Prediction

Instructor: Nima Honarmand



## **Big Picture**





#### Fetch Rate is an ILP Upper Bound

- Instruction fetch limits performance
  - To sustain IPC of N, must sustain a fetch rate of N per cycle
  - Need to fetch N on average, not on every cycle
- N-wide superscalar *ideally* fetches N insns. per cycle
- This doesn't happen in practice due to:
  - Instruction cache organization
  - Branches
  - ... and interaction between the two



### Instruction Cache Organization

- To fetch N instructions per cycle...
  - I\$ line must be wide enough for N instructions
- PC register selects I\$ line
- A <u>fetch group</u> is the set of insns. starting at PC – For N-wide machine, [PC,PC+N-1]





# Fetch Misalignment (1/2)

- If PC = xxx01001, N=4:
  - Ideal fetch group is xxx01001 through xxx01100 (inclusive)



#### Misalignment reduces fetch width



# Fetch Misalignment (2/2)

- Fetch block A and A+1 in parallel
  - Banked I\$ + rotator network
    - To put instructions back in correct order
  - May add latency (add pipeline stages to avoid slowing down clock)
     Bank 0: Even Sets
     Bank 1: Odd Sets
- There are other solutions using advanced data-array SRAM design techniques...



Aligned fetch group

#### **Program Control Flow and Branches**

- Program control flow is dynamic traversal of static CFG
- CFG is mapped to linear memory



Stony Brook University



# **Types of Branches**

- Direction:
  - Conditional
    - Conditional branches
    - Can use Condition code (CC) register or General purpose register
  - Unconditional
    - Jumps, subroutine calls, returns
- Target:
  - PC-encoded
    - PC-relative
    - Absolute addr
  - Computed (target derived from register or stack)

#### Need direction and target to find next fetch group



### What's Bad About Branches?

1. Cause fragmentation of I\$ lines



- 2. Cause disruption of sequential control flow
  - Need to determine *direction*
  - Need to determine *target*



#### **Branches Disrupt Sequential Control Flow**

- Need to determine target
- $\rightarrow$  Target prediction
- Need to determine direction
- $\rightarrow$  Direction prediction





# **Branch Prediction**

- Why?
  - To avoid stalls in fetch stage (due to both unknown direction and target)
- Static prediction
  - Always predict not-taken (pipelines do this naturally)
  - Based on branch offset (predict backward branch taken)
  - Use compiler hints
  - These are all direction prediction, what about target?
- Dynamic prediction
  - Uses special hardware (our focus)



# **Dynamic Branch Prediction**



- Involves three mechanisms:
  - Prediction
  - Validation (and training of the predictors)
  - Misprediction recovery
- Prediction uses two hardware predictors
  - Direction predictor guesses if branch is taken or not-taken
    - Applies to conditional branches only
  - Target predictor guesses the destination PC
    - Applies to all control transfers



(now)

# **BP** in **Superscalars**

- Fetch group might contain multiple branches
- How many branches to predict?
  - Simple: upto the first one
  - A bit harder: upto the first taken one (maybe later)
  - Even harder: multiple taken branches (maybe later)
    - Only useful if you can fetch multiple fetch groups from I\$ in each cycle
- How to identify the branch and its target in Fetch stage?
  - I.e., without executing or decoding?

Spring 2015 :: CSE 502 – Computer Architecture



### **Option 1: Partial Decoding**



#### Huge latency (reduces clock frequency)



### **Option 2: Predecoding**



#### High latency (L1-I on the critical path)



### Option 3: Using Fetch group Addr

• With one branch in fetch group, does it matter where it is?





- Fetch-group addr is stable
  - i.e., the same set of instructions are likely to be fetched using the same fetch group in the future

- Why?

#### Latency determined by branch predictor



# **Target Prediction**



# **Target Prediction**

- Target: 32- or 64-bit value
- Turns out targets are generally easier to predict
  - Don't need to predict not-taken target
  - Taken target doesn't usually change
- Only need to predict taken-branch targets
- Predictor is really just a "cache"

   Called Branch Target Buffer (BTB)





# Branch Target Buffer (BTB)



Spring 2015 :: CSE 502 – Computer Architecture



#### **Set-Associative BTB**





# Making BTBs Cheaper

- Branch prediction is permitted to be wrong
  - Processor must have ways to detect mispredictions
  - Correctness of execution is always preserved
  - Performance may be affected

#### Can tune BTB accuracy based on cost



# BTB w/Partial Tags





#### Fewer bits to compare, but prediction may alias



### BTB w/PC-offset Encoding



#### If target too far or PC rolls over, will mispredict



### BTB Miss?

- Dir-Pred says "taken"
- Target-Pred (BTB) misses
  - Could default to fall-through PC (as if Dir-Pred said N-t)
    - But we know that's likely to be wrong!
- Stall fetch until target known ... when's that?
  - PC-relative: after decode, we can compute target
  - Indirect: must wait until register read/exec



### Subroutine Calls



#### BTB can easily predict target of calls



#### Subroutine Returns



#### BTB can't predict return for multiple call sites



#### Return Address Stack (RAS)



FC38

#### Keep track of call stack

### Return Address Stack Overflow

Stony Brook University

- 1. Wrap-around and overwrite
  - Will lead to eventual misprediction after four pops
- 2. Do not modify RAS
  - Will lead to misprediction on next pop
  - Need to keep track of # of calls that were not pushed





# **Direction Prediction**



### **Branches Have Locality**

• If a branch was previously taken...

- There's a good chance it'll be taken again





## Simple Direction Predictor

- Always predict N-t
  - No fetch bubbles (always just fetch the next line)
  - Does horribly on loops
- Always predict T
  - Does pretty well on loops
  - What if you have if statements?

This branch is practically never taken



#### Last Outcome Predictor

• Do what you did last time









### Saturating Two-Bit Counter





FSM for 2bC (2-bit Counter)



### Example



#### 2x reduction in misprediction rate



#### **Typical Organization of 2bC Predictor**



 Hash can simply be the log<sub>2</sub>n least significant bits of PC – Or, something more sophisticated



- Branch at 0xDC50 changes on every iteration
  - 1bc and 2bc don't do too well (50% at best)
  - But it's still obviously predictable
- Why?
  - It has a repeating pattern:
  - How about other patterns?

(NT)\* (TTNTN)\*

Stony Brook University

- Use *branch correlation* 
  - Branch outcome is often related to previous outcome(s)



### Track the *History* of Branches





#### Deeper History Covers More Patterns

Counters learn "pattern" of prediction



 $001 \rightarrow 1; 011 \rightarrow 0; 110 \rightarrow 0; 100 \rightarrow 1$ 00110011001... (0011)\*



### **Predictor Organizations**



# Branch Predictor Example (1/2)

- 1024 counters (2<sup>10</sup>)
  - 32 sets (🔲)
    - 5-bit PC hash chooses a set
  - Each set has 32 counters
    - 32 x 32 = 1024
    - History length of 5 ( $\log_2 32 = 5$ )



Stony Brook University

• Branch collisions

- 1000's of branches collapsed into only 32 sets

# Branch Predictor Example (2/2)

- 1024 counters (2<sup>10</sup>)
  - 128 sets (🔳)
    - 7-bit PC hash chooses a set
  - Each set has 8 counters
    - 128 x 8 = 1024
    - History length of 3 (log<sub>2</sub>8 = 3)

• Limited Patterns/Correlation

Can now only handle history length of three



Stony Brook University

#### **Two-Level Predictor Organization**

- Branch History Table (BHT)
  - 2<sup>a</sup> entries
  - h-bit history per entry
- Pattern History Table (PHT)
  - 2<sup>b</sup> sets
  - 2<sup>h</sup> counters per set
- Total Size in bits

 $-h \times 2^{a} + 2^{(b+h)} \times 2$  Each entry is a 2-bit counter



Stony Brook University



### **Classes of Two-Level Predictors**

- h = 0 or a = 0 (Degenerate Case)
  - Regular table of 2bC's ( $b = log_2 counters$ )
- a > 0, h > 0
  - "Local History" 2-level predictor
  - Predict branch from <u>its own</u> previous outcomes
- a = 0, h > 0
  - "Global History" 2-level predictor
  - Predict branch from previous outcomes of <u>all</u> branches



### Why Global Correlations Exist

Example: related branch conditions





#### A Global-History Predictor





# Combined Indexing (1/2)

• "gshare" predictor (S. McFarling)





# Combined Indexing (2/2)

- Not all 2<sup>h</sup> "states" are used
  - (TTNN)\* uses ¼ of the states for a history length of 4
     (TN)\* uses two states regardless of history length
- Not all bits of the PC are uniformly distributed





### Tradeoff Between b and h

- Assume fixed number of counters
- Larger h  $\rightarrow$  Smaller b
  - Larger h  $\rightarrow$  longer history
    - Able to capture more patterns
    - Longer warm-up/training time
  - Smaller b  $\rightarrow$  more branches map to same set of counters
    - More interference
- Larger b  $\rightarrow$  Smaller h
  - Just the opposite...



Stony Brook University

- Long global history provides *context* 
  - More potential sources of correlation
- Long history incurs costs
  - PHT cost increases exponentially: O(2<sup>h</sup>) counters
  - Training time increases, possibly decreasing accuracy
    - Why decrease accuracy?



## **Predictor Training Time**

- Ex: prediction equals opposite for 2<sup>nd</sup> most recent
  - Hist Len = 2
  - 4 states to train:  $NN \rightarrow T$   $NT \rightarrow T$   $TN \rightarrow N$  $TT \rightarrow N$

- Hist Len = 3
- 8 states to train:  $NNN \rightarrow T$   $NNT \rightarrow T$   $NTT \rightarrow N$   $NTT \rightarrow N$   $TNN \rightarrow T$   $TNN \rightarrow T$   $TNT \rightarrow T$   $TTT \rightarrow N$  $TTT \rightarrow N$



# **Combining Predictors**

- Some branches exhibit local history correlations

   ex. loop branches
- Some branches exhibit global history correlations
   "spaghetti logic", ex. if-elsif-elsif-elsif-else branches
- Global and local correlation often exclusive
  - Global history hurts locally-correlated branches
  - Local history hurts globally-correlated branches
- E.g., Alpha 21264 used hybrid of Gshare & 2-bit saturating counters



#### **Tournament Hybrid Predictors**



### Overriding Branch Predictors (1/2)

Stony Brook University

- Use two branch predictors
  - 1<sup>st</sup> one has single-cycle latency (fast, medium accuracy)
  - 2<sup>nd</sup> one has multi-cycle latency, but more accurate
  - Second predictor can *override* the 1<sup>st</sup> prediction
- E.x., in PowerPC 604
  - BTB takes 1 cycle to generate the target
    - Small 64-entry table
    - 1<sup>st</sup> predictor: Predict taken if hit
  - Direction-predictor takes 2 cycles
    - Large 512-etnry table
    - 2<sup>nd</sup> predictor

#### Get speed without full penalty of low accuracy

#### Overriding Branch Predictors (2/2)

Stony Brook University





#### Speculative Branch Update (1/3)

- Ideal branch predictor operation
  - 1. Given PC, predict branch outcome
  - 2. Given actual outcome, update/train predictor
  - 3. Repeat
- Actual branch predictor operation
  - Streams of predictions and updates proceed parallel



#### Can't wait for update before making new prediction



#### Speculative Branch Update (2/3)

- BHR update cannot be delayed until commit
  - But outcome not known until commit



the same stale BHR value



#### Speculative Branch Update (3/3)

- Update branch history using predictions
  - Speculative update
- If predictions are correct, then BHR is correct
- What happens on a misprediction?
  - Can recover as soon as branch is resolved (EX)
  - Or, at retire stage
  - More details in recovery slides

Spring 2015 :: CSE 502 – Computer Architecture



# Validation, Training & Misprediction Recovery



### Validating Branch Outcome (1/2)

- Need to validate both <u>target</u> and <u>prediction</u>
  - Each one might be calculated at different stages of pipeline
    - Depending on the branch type
    - E.g., <u>direction</u> of unconditional branch is known in Decode stage
    - E.g., <u>target</u> of register-indirect-with-offset branch is known in Execute stage
  - Can validate each one separately
    - As soon as the correct answer is determined
  - Or, both at the same time
    - For example, after "executing" the branch in the execute stage



### Validating Branch Outcome (1/2)

- Validation involves
  - <u>Training</u> of the predictors (always)
  - <u>Misprediction recovery (if mispredicted)</u>
- <u>Training</u> involves updating both predictors
  - Might need some extra information such as BHR used in prediction
  - Should keep this information somewhere to use for training
- Misprediction recovery involves
  - Re-steering fetch to correct address
  - Recovering correct pipeline state
    - Mainly squashing instructions from the wrong path
    - But also, other stuff like predictor states, RAS content, etc.



# Misprediction Recovery

- Two options
  - Can wait until the branch reaches the head of ROB (slow)
    - And then use the same rewind mechanism as exceptions
  - Initiate recovery as soon as misprediction determined (fast)
    - requires checkpoint of all the state needed for recovery
    - should be able to handle out-of-order branch resolution
- Fast branch recovery
  - Invalidate all instructions in pipeline front-end
    - Fetch, Decode and Dispatch stage
  - Invalidate all insns in the pipeline back-end that depend on the branch
  - Use the checkpoints to recover data-structure states



### Fast Branch Recovery

Key Ideas:

- For branches, keep copy of all state needed for recovery
  - Branch stack stores recovery state
- For all instructions, keep track of pending branches they depend on
  - Branch mask register tracks which stack entries are in use
  - Branch masks in RS/FU pipeline indicate all older pending branches

**Branch Stack** 



b-mask reg

| ор | Т | T1+ | T2+ | b-mask |
|----|---|-----|-----|--------|
|    |   |     |     |        |
|    |   |     |     |        |
|    |   |     |     |        |
| R  | S |     |     |        |

#### Fast Branch Recovery – Dispatch Stage

- Branches:
  - If branch stack is full, stall
  - Allocate stack entry, set bmask bit
  - Take snapshot of map table, free list, ROB, LSQ tails
  - Save PC & details needed to fix BP
- All instructions:
  - Copy **b-mask** to RS entry

#### **Branch Stack**



Stony Brook University



#### Fast Branch Recovery - Misprediction

- Fix ROB & LSQ:
  - Set tail pointer from branch stack
- Fix Map Table & free list:
  - Restore from checkpoint
- Fix RS & FU pipeline entries:
  - Squash if b-mask bit for branch
     == 1
- Clear branch stack entry, bmask bit
  - Can handle nested mispredictions!

#### **Branch Stack**



Stony Brook University



#### Fast Branch Recovery – Correct Prediction

- Free branch stack entry
- Clear bit in b-mask
- Flash-clear b-mask bit in RS & pipeline:
  - Frees b-mask bit for immediate reuse
- Branches may resolve out-oforder!
  - b-mask bits keep track of unresolved control dependencies

**Branch Stack** 



Stony Brook University

T+

\_\_\_\_

