

#### Register Renaming <sup>&</sup> Out-of-Order Execution

Nima Honarmand



# OoO Execution (1/3)

- Dynamic scheduling
  - Totally in the hardware
  - Also called Out-of-Order execution (OoO)
  - As opposed to static scheduling (in-order execution)
- Fetch many instructions into *instruction window* Use branch prediction to speculate past branches
- Rename regs. to avoid false deps. (WAW and WAR)
- Execute insns. as soon as possible

   As soon as deps. (regs and memory) are known
- Today's machines: 100+ insnstruction window



## Out-of-Order Execution (2/3)

- Execute insns. in *dataflow* order
  - Often similar to, but not the same as, program order
- Register renaming removes false deps.
  - WAR and WAW
- Scheduler identifies when to run insns.
  - Wait for all deps. to be satisfied



#### Out-of-Order Execution (3/3)



#### Recall: Superscalar != Out-of-Order

Stony Brook University

- These are **orthogonal** concepts
  - All combinations are possible (but not equally common)





# Example Pipeline Terminology

- In-order pipeline
  - F: Fetch
  - D: Decode
  - X: Execute
  - W: Writeback





# Example Pipeline Diagram

- Alternative pipeline diagram
  - Down: insns
  - Across: pipeline stages
  - In boxes: cycles
  - Basically: stages  $\leftrightarrow$  cycles
  - Convenient for out-of-order

Insn	D	Х	W
f1 = ldf (r1)	c1	c2	с3
f2 = mulf f0,f1	с3	c4+	с7
stf f2,(r1)	с7	c8	с9
r1 = addi r1,4	c8	с9	c10
f1 = ldf (r1)	c10	c11	c12
f2 = mulf f0,f1	c12	c13+	c16
stf f2,(r1)	c16	c17	c18



#### Instruction Buffer



- Trick: *instruction buffer* (a.k.a. *instruction window*)
   A bunch of registers for holding insns.
- Split D into two parts
  - Accumulate decoded insns. in buffer in-order
  - Buffer sends insns. down rest of pipeline out-of-order





- Dispatch (D): first part of decode
  - Allocate slot in insn. buffer (if buffer is not full)
  - In order: blocks younger insns.
- Issue (S): second part of decode
  - Send insns. from insn. buffer to execution units
  - Out-of-order: doesn't block younger insns.

#### **Dispatch and Issue in Diversified Pipelines**

Stony Brook University



Number of pipeline stages per FU can vary



# **Register Renaming**

- <u>*Register renaming*</u> (in hardware)
  - "Change" register names to eliminate WAR/WAW hazards
  - Arch. registers (r1,f0...) are *names*, not storage locations
  - Can have more locations than names
  - Can have multiple active versions of same name
- How does it work?
  - Map-table: maps names to most recent locations
  - On a write: allocate new location (from a free list), note in map-table
  - On a read: find location of most recent write via map-table



## **Register Renaming**

- Anti (WAR) and output (WAW) deps. are false
  - Dep. is on name/location, not on data
  - Given infinite registers, WAR/WAW don't arise
  - Renaming removes WAR/WAW, but leaves RAW intact
- Example
  - Names: r1,r2,r3 Physical Locations: p1–p7
  - Original: r1 $\rightarrow$ p1, r2 $\rightarrow$ p2, r3 $\rightarrow$ p3, p4-p7 are "free"





## **Register Renaming**

- Anti (WAR) and output (WAW) deps. are false
  - Dep. is on name/location, not on data
  - Given infinite registers, WAR/WAW don't arise
  - Renaming removes WAR/WAW, but leaves RAW intact
- Example
  - Names: r1,r2,r3 Physical Locations: p1–p7
  - Original: r1 $\rightarrow$ p1, r2 $\rightarrow$ p2, r3 $\rightarrow$ p3, p4-p7 are "free"

Maj	oTab	le	FreeList	Original ir	insns. Renamed insns.
<b>r</b> 1	<b>r</b> 2	r3			
p1	p2	p3	p4,p5,p6,p7	add r2,	,r3,r1 add p2,p3,p4
p4	p2	p3	p5,p6,p7	sub r2,	r1,r3 sub p2,p4,p5
p4	p2	p5	p6,p7	mul r2	r3,r3 mul p2 p5,p6
p4	p2	p6	p7	div r1,	,4,r1 div p4,4,p7



# Tomasulo's Algorithm

- *Reservation Stations* (RS): buffers to hold insns
- Common data bus (CDB): broadcasts results to RS
- Register renaming: removes WAR/WAW hazards
- Forwarding (not shown for now to make example simpler)
  - Will discuss later



## Tomasulo Data Structures (1/2)

- Reservation Stations (RS)
  - FU, busy, op, R (destination register name)
  - T: destination register tag (RS# of this RS)
  - T1, T2: source register tag (RS# of RS that will output value)
  - V1, V2: source register values
- Map Table a.k.a. Register Alias Table (RAT)
  - T: tag (RS#) that will write this register
  - Valid tags indicate the RS# that will produce result
- Common Data Bus (CDB)
  - Broadcasts <RS#, value> of completed insns.



#### Tomasulo Data Structures (2/2)





# **Tomasulo Pipeline**

- New pipeline structure: F, D, S, X, W
  - D (dispatch)
    - Structural hazard ? stall : allocate RS entry
      - In this case, structural hazard means there is not a free RS entry for the required FU
  - S (issue)
    - RAW hazard ? wait (monitor CDB) : go to execute
  - W (writeback)
    - Write register, free RS entry
    - W and RAW-dependent S in same cycle
      - Instruction(s) waiting for this result to be produced can now issue
    - W and structurally-stalled D in same cycle
      - Instruction waiting for a free RS entry can now be dispatched





- Allocate RS entry (structural stall if no free entry)
  - Input register ready ? read value into RS : read tag into RS
  - Set register status (i.e., rename) for output register



Stony Brook University

CDB.V



- Wait for RAW hazards
  - Read register values from RS

Spring 2016 :: CSE 502 – Computer Architecture







#### Tomasulo Writeback (W)



- Wait for structural (CDB) hazards
  - R still matches Map Table entry? clear, write result to register
  - CDB broadcast to RS: tag match ? clear tag, copy value

Spring 2016 :: CSE 502 – Computer Architecture

Where is the "register rename"?

Stony Brook University



- Value *copies* in RS (V1, V2)
- Insn. stores correct input values in its own RS entry
- "Free list" is implicit (allocate/deallocate as part of RS)



#### Tomasulo Data Structures

Insn Status			-	-
Insn	D	S	X	W
f1 = ldf (r1)				
f2 = mulf f0, f1				
stf f2,(r1)				
r1 = addi r1,4				
f1 = ldf (r1)				
f2 = mulf f0, f1				
stf f2,(r1)				

Мар	Map Table				
Reg	Т				
f0					
f1					
f2					
r1					



Res	Reservation Stations							
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no						
3	ST	no						
4	FP1	no						
5	FP2	no						



Insn Status	_			
Insn	D	S	X	W
f1 = ldf (r1)	<b>c1</b>			
f2 = mulf f0, f1				
stf f2,(r1)				
r1 = addi r1,4				
f1 = ldf (r1)				
f2 = mulf f0, f1				
stf f2,(r1)				

Мар	Map Table				
Reg	Т				
f0					
f1	RS#2				
f2					
r1					

CDB	
Т	V

									-
Res	ervatio	on Stat	ions						
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	no							
2	LD	yes	ldf	f1	-	-	-	[r1]	allocate
3	ST	no							
4	FP1	no							
5	FP2	no							



Insn Status	_			
Insn	D	S	X	W
f1 = ldf (r1)	c1	c2		
f2 = mulf f0, f1	c2			
stf f2,(r1)				
r1 = addi r1, 4				
f1 = ldf (r1)				
f2 = mulf f0, f1				
stf f2,(r1)				

Map Table				
Reg	Т			
f0				
f1	RS#2			
f2	RS#4			
r1				

CDB	
Т	V

Res	ervatio	on Stat	ions						
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	no							
2	LD	yes	ldf	f1	-	_	-	[r1]	
3	ST	no							
4	FP1	yes	mulf	f2	_	RS#2	[f0]	-	allocat
5	FP2	no							



Insn Status									
Insn	D	S	X	W					
f1 = ldf (r1)	c1	c2	c3						
f2 = mulf f0, f1	c2								
stf f2,(r1)	с3								
r1 = addi r1, 4									
f1 = ldf (r1)									
f2 = mulf f0, f1									
stf f2,(r1)									

Мар	Map Table							
Reg	Т							
f0								
f1	RS#2							
f2	RS#4							
r1								

CDB	
Т	V

Res	ervatio	on Stat	ions						
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	no							
2	LD	yes	ldf	f1	-	-	-	[r1]	
3	ST	yes	stf	-	RS#4	-	-	[r1]	allocate
4	FP1	yes	mulf	f2	-	RS#2	[f0]	-	
5	FP2	no							



Insn Status							Map	Tab	le		CDB	
Insr	า		D	S	X	W		Reg	T			ТV
f1	= ldf	(r1)	c1	c2	c3	c4		f0				RS#2 [f1]
f2	= muli	f f0,f	1 c2	<b>c4</b>				f1	RS	<b>#2</b>	•	
stf	f2,(1	r1)	c3					f2	RS	<b>‡4</b>		
r1	= add	i r1,4	<b>c4</b>					r1	RS	<u>‡1</u>		
f1	= ldf	(r1)							-			
f2	= muli	f f0,f	1									ldf finished (W)
stf	f2,(1	r1)										clear £1 RegStatus
Res	ervatio	on Stat	ions									CDB broadcast
Т	FU	busy	ор	R	T1	T2		V1	١	/2		
1	ALU	yes	addi	r1	-	-		[r1	] -	-		allocate
2	LD	no										free
3	ST	yes	stf	-	RS#4	-	Ļ	-		[r]	]	
4	FP1	yes	mulf	f2	-	RS	<b>#2</b>	[f0	]	CDE	3.V	RS#2 <b>ready</b> →
5	FP2	no										grab CDB value



Insn Status								
Insn	D	S	X	W				
f1 = ldf (r1)	c1	c2	c3	c4				
f2 = mulf f0, f1	c2	c4	c5					
stf f2,(r1)	c3							
r1 = addi r1,4	c4	c5						
f1 = ldf (r1)	<b>c</b> 5							
f2 = mulf f0, f1								
stf f2,(r1)								

Мар	Table
Reg	Т
f0	
f1	RS#2
f2	RS#4
r1	RS#1

CDB	
Т	V

Reservation Stations									
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	yes	addi	r1	-	-	[r1]	-	
2	LD	yes	ldf	f1	-	RS#1	_	-	allocate
ო	ST	yes	stf	-	RS#4	-	_	[r1]	
4	FP1	yes	mulf	f2	-	-	[f0]	[f1]	
5	FP2	no							



Insn Status									
Insn	D	S	X	W					
f1 = ldf (r1)	c1	c2	c3	c4					
f2 = mulf f0, f1	c2	c4	c5+						
stf f2,(r1)	c3								
r1 = addi r1, 4	c4	с5	<b>c6</b>						
f1 = ldf (r1)	c5								
f2 = mulf f0, f1	<b>c</b> 6								
stf f2,(r1)									

Map Table						
Reg	Т					
f0						
f1	RS#2					
f2	RS#4RS#5					
r1	RS#1					



no stall on WAW: overwrite £2 RegStatus \_\_\_\_\_ anyone who needs old £2 tag has it

Reservation Stations								
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	yes	addi	r1	-	-	[r1]	-
2	LD	yes	ldf	f1	-	RS#1	-	-
3	ST	yes	stf	-	RS#4	-	-	[r1]
4	FP1	yes	mulf	f2	-	-	[f0]	[f1]
5	FP2	yes	mulf	f2	-	RS#2	[f0]	-



Insn Status				
Insn	D	S	Х	W
f1 = ldf (r1)	c1	c2	c3	c4
f2 = mulf f0, f1	c2	c4	c5+	
stf f2,(r1)	c3			
r1 = addi r1, 4	c4	c5	c6	с7
f1 = ldf (r1)	c5	с7		
f2 = mulf f0, f1	c6			
stf f2,(r1)				

Map Table					
Reg	Т				
f0					
f1	RS#2				
f2	RS#5				
r1	RS#1				



#### no stall on WAR:

anyone who needs old r1 has RS copy

Reservation Stations								add	
Т	FU	busy	ор	R	T1	T2	V1	V2	cle
1	ALU	no							CL
2	LD	yes	ldf	f1	-	RS#1	-	CDB.V	RS#1 r
3	ST	yes	stf	-	RS#4	-	-	[r1]	grab C
4	FP1	yes	mulf	f2	-	-	[f0]	[f1]	
5	FP2	yes	mulf	f2	-	RS#2	[f0]	-	
5	FP2	yes	mulf	f2	-	RS#2	[£0]	-	

D stall on store RS: structural (no space)

addi finished (W) clear r1 RegStatus CDB broadcast

RS#1 ready → grab CDB value



Insn Status				
Insn	D	S	X	W
f1 = ldf (r1)	c1	c2	c3	c4
f2 = mulf f0, f1	c2	c4	c5+	<b>c8</b>
stf f2,(r1)	c3	8 0		
r1 = addi r1, 4	c4	с5	c6	с7
f1 = ldf (r1)	c5	с7	<b>c8</b>	
f2 = mulf f0, f1	c6			
stf f2,(r1)				

Map Table					
Reg	Т				
f0					
f1	RS#2				
f2	RS#5				
r1					



mulf finished (W), f2 already
overwritten by 2nd mulf (RS#5)
CDB broadcast

Reservation Stations									
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	no							
2	LD	yes	ldf	f1	-	-	-	[r1]	
3	ST	yes	stf	-	RS#4	-	CDB.V	[r1]	RS <b>#4 ready</b> →
4	FP1	no							grab CDB value
5	FP2	yes	mulf	f2	-	RS#2	[f0]	-	



Insn Status							
Insn	D	S	X	W			
f1 = ldf (r1)	c1	c2	c3	c4			
f2 = mulf f0, f1	c2	c4	c5+	c8			
stf f2,(r1)	c3	c8	c9				
r1 = addi r1, 4	c4	c5	c6	с7			
f1 = ldf (r1)	c5	с7	c8	<b>c</b> 9			
f2 = mulf f0, f1	c6	c9					
stf f2,(r1)							

	Map Table						
	Reg	Т	-				
	f0		]				
	f1	RS#2					
	f2	RS#5					
	r1						
2nd ldf finished (W)							

clear f1 RegStatus

**CDB** broadcast



				•				
Res	ervatio	on Stat	ions					
Т	FU	busy	ор	R	T1	T2	V1	V2
1	ALU	no						
2	LD	no						
3	ST	yes	stf	-	-	-	[f2]	[r1]
4	FP1	no						
5	FP2	yes	mulf	f2	-	RS#2	[f0]	CDB.V



Insn Status				
Insn	D	S	Х	W
f1 = ldf (r1)	c1	c2	c3	c4
f2 = mulf f0, f1	c2	c4	c5+	c8
stf f2,(r1)	с3	c8	c9	<b>c10</b>
r1 = addi r1,4	с4	c5	c6	c7
f1 = ldf (r1)	c5	с7	c8	c9
f2 = mulf f0, f1	C6	c9	c10	
stf f2,(r1)	<b>c10</b>			

Мар	Map Table					
Reg	Т					
f0						
f1						
f2	RS#5					
r1						



stf finished (W)

no output register  $\rightarrow$  no CDB broadcast

Res	ervatio								
Т	FU	busy	ор	R	T1	T2	V1	V2	
1	ALU	no							
2	LD	no							
3	ST	yes	stf	-	RS#5	-	-	[r1]	free → allocate
4	FP1	no							
5	FP2	yes	mulf	f2	-	-	[f0]	[f1]	



# Superscalar Tomasulo Pipeline

- Recall: Dynamic scheduling and multi-issue are orthogonal
  - N: superscalar width (number of parallel operations)
  - WS: window size (number of reservation stations)
- What is needed for an N-by-WS Tomasulo?
  - RS: N tag/value write (D), N value read (S), 2WS tag cmp (W)
  - Select logic:  $WS \rightarrow N$  priority encoder (S)
  - Map Table: 2N read (D), N write (D)
  - Register File: 2N read (D), N write (W)
  - CDB: **N** (W)



# Superscalar Select Logic

- Superscalar select logic: WS→N priority encoder
  - Somewhat complicated ( $N^2 \log_2 WS$ )
  - Can simplify using different RS designs

#### Split design

- Divide RS into N banks: 1 per FU?
- Implement N separate WS/N→1 encoders
- + Simpler: N \* log<sub>2</sub> WS/N
- Less scheduling flexibility

#### FIFO design

- Can issue only head of each RS bank
- + Simpler: no select logic at all
- Less scheduling flexibility (but surprisingly not that bad)

Spring 2016 :: CSE 502 – Computer Architecture



#### Can We Add Forwarding?\_\_\_\_\_



Yes, but it's more complicated than you might think
 In fact: requires a completely new pipeline

#### Why Out-of-Order Forwarding Is Hard

Stony Brook University

	No Fo	orward	ding		Forwarding				
Insn	D	S	X	W	D	S	Х	W	
f1 = ldf (r1)	c1	c2	c3	c4	c1	c2	<b>c3</b>	<b>c4</b>	
f2 = mulf f0, f1	c2	c4	c5+	c8	c2	c3	c4+	с7	

- Forwarding:  $ldf X in c3 \rightarrow mulf X in c4 \rightarrow mulf S in c3$ 
  - But how can **mulf** S in c3 if **ldf** W in c4? Must change pipeline

#### Modern OoO schedulers

- Split CDB tag and value, move tag broadcast to S
  - **ldf** tag broadcast now in cycle  $2 \rightarrow$  mulf S in cycle 3
- How do multi-cycle operations work?
  - Delay tag broadcast according
- How do variable-latency operations (e.g., cache misses) work?
  - Speculatively broadcast tag assuming best-case delay
  - If wrong, kill and replay the dependent insns (and their dependent insns, etc.)
- $\rightarrow$  Very complex scheduler used in high-performance processors