

## **SystemVerilog for VHDL Users**

## Tom Fitzpatrick Principal Technical Specialist Synopsys, Inc.





# Agenda

- Introduction
- SystemVerilog Design Features
- SystemVerilog Assertions
- SystemVerilog Verification Features
- Using SystemVerilog and VHDL Together

## SystemVerilog Charter

 Charter: Extend Verilog IEEE 2001 to higher abstraction levels for Architectural and Algorithmic Design, and Advanced Verification.



## SystemVerilog: Verilog 1995



## SystemVerilog: VHDL



## Semantic Concepts: C



## SystemVerilog: Verilog-2001



# SystemVerilog: Enhancements



# SystemVerilog: Unified Language



## SystemC & SystemVerilog



# Agenda

#### Introduction

- SystemVerilog Design Features
- SystemVerilog Assertions
- SystemVerilog Verification Features
- Using SystemVerilog and VHDL Together

## **Basic SystemVerilog Data Types**

reg r;	//	4-state Verilog-2001 single-bit datatype
<pre>integer i;</pre>	//	4-state Verilog-2001 >= 32-bit datatype
bit b;	//	single bit 0 or 1
logic w;	//	4-valued logic, x 0 1 or z as in Verilog
byte b8;	//	8 bit signed integer
<pre>int i;</pre>	//	2-state, 32-bit signed integer

Explicit 2-state Variables Allow Compiler Optimizations to Improve Performance

The unresolved type "logic" in SystemVerilog is equivalent to "std\_ulogic" in VHDL

## Familiar C Features In SystemVerilog



## SystemVerilog Struct = Record



## **Packed Structures and Unions**



## **Type Conversion**



User-defined types and explicit casting improve readability and modularity

Similar to Qualified Expressions or conversion functions in VHDL

## **Data Organization - Enum**

#### VHDL:

```
type FSM ST is
    {IDLE,
     INIT,
     DECODE,
     ...};
signal pstate, nstate : FSM_ST;
case (pstate) is
  when idle:
    if (sync = '1') then
          nstate <= init;</pre>
    end if;
  when init:
    if (rdy = '1') then
         nstate = decode;
    end if;
...
end case;
```

#### SystemVerilog:

```
typedef enum logic [2:0]
    \{ idle = 0, \}
     init = 3,
     decode, // = 4
     ...} fsmstate;
fsmstate pstate, nstate;
case (pstate)
  idle: if (sync)
           nstate = init;
  init: if (rdy)
           nstate = decode;
...
endcase
```

#### VHDL enums not explicitly typed

# **Packed and Unpacked Arrays**



SystemVerilog also includes the VHDL-like array attribute functions: \$left, \$right, \$low, \$high, \$increment, \$length and \$dimensions

## **Pre-Post Synthesis Mismatches**



- Causes
  - Sensitivity list mismatches
  - Pragmas affect synthesis but not simulation
- SystemVerilog Solves these problems
  - Specialized always blocks automate sensitivity
  - Synthesis directives built into the language

## Design Intent – always\_{comb,latch,ff}

- always blocks do not guarantee capture of intent
- If not edge-sensitive then only a warning if latch inferred
- always\_comb, always\_latch and always\_ff are explicit
- Compiler Now Knows User Intent and can flag errors accordingly

```
//OOPS forgot Else but it's
//only a synthesis warning
always @(a or b)
if (b) c = a;
```

```
//Compiler now asks
//"Where's the else?"
always_comb
    if (b) c = a;
//Intent: Conditional
// Assignment
always_latch
    if (clk)
        if (en) Q <= d;
//Conversely unconditionally
//assigned -is it a latch?
    always_latch
        q <=d</pre>
```

## always\_comb Sensitivity

- always\_comb eliminates sensitivity list issues
  - Ensures synthesis-compatible sensitivity
  - Helps reduce "spaghetti code"
- Consider that always\_comb derives sensitivity from
  - RHS/expr in process
  - RHS/expr of statements in Function Calls



## **Design Intent – Unique/Priority**

- Parallel\_case/full\_case pragmas affect synthesis behavior but not simulation behavior
- Unique keyword means that one and only one branch will be taken (same as full\_case parallel\_case)
- Priority keyword means that the first branch will be taken (same as full\_case)
- Will cause simulation run-time error if illegal value is seen



# Syntax – Implicit Named Port

- Creating netlists by hand is tedious
- Generated netlists are unreadable
  - Many signals in instantiations
  - Instantiations cumbersome to manage
- Implicit port connections dramatically improve readability
- Use same signal names up and down hierarchy where possible
- Port Renaming Accentuated
- .name allows explicit connections with less typing (and less chance for error)

```
module top();
logic rd,wr;
tri [31:0] dbus,abus;
tb(.*);
dut(.*);
endmodule
```

```
module top();
logic rd,wr;
tri [31:0] dbus,abus;
tb tb(.*, .ireset(start),
                         .oreset(tbreset));
dut d1(.*,.reset(tbreset[0]));
dut d2(.rd, .wr, .dbus, .abus,
                    .reset(tbreset[1]));
endmodule
```

## SystemVerilog Interfaces

#### **Design On A White Board**



#### SystemVerilog Design Signal 1 Signal 2 Read() Write() Assert

#### **HDL Design**



#### **Complex signals**

Bus protocol repeated in blocks Hard to add signal through hierarchy

#### Communication encapsulated in interface

- Reduces errors, easier to modify
- Significant code reduction saves time
- Enables efficient transaction modeling
- Allows automated block verification

## **Example without Interface**

```
entity memMod is
port(req,clk,start : in bit;
 mode : in std logic vector(1 downto 0);
  addr : in std logic vector(7 downto 0);
 data : inout std logic vector(7 downto 0);
  qnt, rdy : out bit);
end memMod;
architecture RTL of memMod is
 process (clk) begin
   wait until clk'event and clk=`1';
      qnt <= req AND avail;</pre>
end architecture RTL;
entity cpuMod is
port(clk, qnt, rdy : in bit;
 data : inout std_logic_vector(7 downto 0);
 req, start : out bit;
 mode : out std_logic_vector(1 downto 0);
```

```
addr : out std_logic_vector(7 downto 0));
end cpuMod;
```

```
architecture RTL of cpuMod is
```

```
• • •
```

end architecture RTL;

architecture netlist of top is
signal req,gnt,start,rdy : bit;
signal clk : bit := `0';
signal mode :
 std\_logic\_vector(1 downto 0);
signal addr, data :
 std logic vector(7 downto 0);

```
mem: memMod port map
    (req,clk,start,mode,
        addr,data,gnt,rdy);
cpu: cpuMod port map
        (clk,gnt,rdy,data,
        req,start,mode,addr);
end architecture netlist;
```



## **Example Using Interfaces**



## **Using Different Interfaces**

typedef logic [31:0]
data\_type;

bit clk;
always #100 clk = !clk;

```
parallel channel(clk);
send s(clk, channel);
receive r(clk, channel);
```

typedef logic [31:0]
data\_type;

```
bit clk;
always #100 clk = !clk;
```

```
serial channel(clk);
send s(clk, channel);
receive r(clk, channel);
```





Simplifies design exploration

Extends block-based design to the communication between blocks

## **Conventional Verification**



- Testbench reuse problems
- tbA and tbB separate

Only need to test interconnect structure. (missing wires, twisted busses)



- Complex interconnect
- Hard to create tests to check all signals
- Slow, runs whole design even if only structure is tested

Post-Integration

# **SystemVerilog Verification**

#### Pre-Integration





#### Post-Integration



- Interfaces provide reusable components
- tbA and tbB are 'linked'
- Interface is executable spec
- Wiring up is simple and not error prone
- Interfaces can contain protocol checkers and coverage counters
- Start Chip-Level Verification at the Block Level

## **Operator Overloading**

- Enable use of simple operators with Complex SV Types struct3 = struct1 + struct2
- Operator Overloading is allowed for type combinations not already defined by SV Syntax

bind overload\_operator function data\_type
function\_identifier (overload\_proto\_formals)

```
typedef struct {
   bit sign;
   bit [3:0] exponent;
   bit [10:0] mantissa;
} float;
bind + function float faddfr(float, real);
bind + function float faddff(float, float);
float A, B, C, D;
assign A = B + C; //equivalent to A = faddff(B, C);
assign D = A + 1.0; //equivalent to A = faddfr(A, 1.0);
```

## Packages and Separate Compilation

- Allows sharing of:
  - nets, variables, types,
  - tasks, functions
  - classes, extern constraints, extern methods
  - parameters, localparams, spec params
  - properties, sequences
- Allows unambiguous references to shared declarations
- Built-in functions and types included in std package
- Groups of files can now be compiled separately

```
package ComplexPkg;
```

```
typedef struct {
  float i, r;
  } Complex;
```

```
function Complex add(Complex a, b)
  add.r = a.r + b.r;
  add.i = a.i + b.i;
endfunction
```

```
function Complex mul(Complex a, b)
mul.r = (a.r * b.r) + (a.i * b.i);
mul.i = (a.r * b.i) + (a.i * b.r);
endfunction
```

endpackage : ComplexPkg

```
module foo (input bit clk);
import ComplexPkg::*
Complex a,b;
always @(posedge clk)
c = add(a,b);
```

```
endmodule
```

# Agenda

- Introduction
- SystemVerilog Design Features
- SystemVerilog Assertions
- SystemVerilog Verification Features
- Using SystemVerilog and VHDL Together

## What is an Assertion?

### A concise description of [un]desired behavior



"After the request signal is asserted, the acknowledge signal must come 1 to 3 cycles later"

## **Concise and Expressive SVA**



## **Sequential Regular Expressions**

- Describing a sequence of events
- Sequences of Boolean expressions can be described with a specified time step in-between

@(posedge clk) a ##1 b ##4 c ##[1:5] z;



## **Property Definition**

#### **Property Declaration:** property

- Declares property by name
- Formal parameters to enable property reuse
- Top Level Operators

-not desired/undesired
-disable iff reset

- | -> , | => precondition

#### **Assertion Directives**

- assert checks that the property is never violated
- cover tracks all occurrences of property

```
property prop1(a,b,c,d);
    disable iff (reset)
        (a) |-> [not](b ##[2:3]c ##1 d);
endproperty
assert1: assert prop1 (g1, h2, hx1, in3);
```

## Manipulating Data: Local Dynamic Variables

- Declared Locally within Sequence/Property
  - New copy of variable for each sequence invocation
- Assigned anywhere in the sequence
- Value of assigned variable remains stable until reassigned in a sequence



## **Embedding Concurrent Assertions**



## **Bind statement**

bind module\_or\_instance\_name instantiation;



cpu\_props cpu\_rules1(a,b,c); // in module cpu

#### **Bind assertions to VHDL code**

## **Flexible Assertions Use-Model**

## Design Engineers

- Able to define assertions in-line with design code
- Assertions typically cover implementation-level detail
- Capture assumptions while they're fresh in the designer's mind

## Verification Engineers

- Able to define assertions external to RTL code and "bind" them to the design
- Assertions typically cover interface/system behavior
- Do not need to modify the golden RTL to add assertions

# Agenda

- Introduction
- SystemVerilog Design Features
- SystemVerilog Assertions
- SystemVerilog Verification Features
- Using SystemVerilog and VHDL Together

## **Dynamic Arrays**

## **Declaration syntax**

<type> <identifier> [ ]; bit[3:0] dyn[ ];

## **Initialization syntax**

<array> = new[<size>];
dyn = new[4];
Equivalent to:
bit[3:0] dyn[0:3];

#### Size method

function int size();
int j = dyn.size;//j=4

## Resize syntax

dyn = new[j \* 2];---

Equivalent to:

bit[3:0] dyn[0:7];

dyn

## **Associative Arrays**

- Sparse Storage
- Elements Not Allocated Until Used
- Index Can Be of Any Packed Type, String or Class

#### **Declaration syntax**

<type> <identifier> [<index\_type>]; <type> <identifier> [\*]; // "arbitrary" type

#### **Example**

struct packed {int a; logic[7:0] b} mystruct; int myArr [mystruct]; //Assoc array indexed by mystruct

### **Built-in Methods**

num(), delete([index]), exists(index); first/last/prev/next(ref index);

Ideal for Dealing with Sparse Data

## Queues

#### • Variable-sized Array: data\_type name [\$]

Uses array syntax and operators

int q[\$] = { 2, 4, 8 }; int e, pos, p[\$]; e = q[0]; // read the first (leftmost) item e = q[\$]; // read the last (rightmost) item q = { q, 6 }; // append: insert '6' at the end q = { e, q }; // insert 'e' at the beginning q = q[1:\$]; // delete the first (leftmost) item q = q[1:\$-1]; // delete the first and last items

- Synthesizable if maximum size is known
  - q[\$:25] // maximum size is 25

## **Dynamic Processes and Threads**

 SystemVerilog adds dynamic parallel processes using fork/join\_any and fork/join\_none



- Threads created via fork...join
- Threads execute until a blocking statement
  - wait for: (event, mailbox, semaphore, variable, etc.)
  - disable fork to terminate child processes
  - wait\_child to wait until child processes complete
- Built-in process object for fine-grain control

Multiple Independent Threads Maximize Stimulus Interactions

## **Inter-Process Synchronization**

- Events
  - Events are variables can be copied, passed to tasks, etc.
  - event.triggered; // persists throughout timeslice, avoids races
  - wait\_order(), wait\_any(), wait\_all(<events>);
- Semaphore Built-in Class

```
semaphore semID = new(1);
semID.get(1);
semID.put(1);
```

#### Mailbox – Built-in Class

• Arbitrary type

```
mailbox #(type) mbID = new(5);
mbID.get(msg);
mbID.put(msg);
```



Ensures meaningful, race-free communication between processes

## **Class Definition**

#### **Definition syntax**



Note: Class declaration does not allocate any storage

## **Class Instantiation**



- User may override default "new" method
  - Assign values, call functions, etc.
  - User-defined new method may take arguments
- Garbage Collection happens automatically

## **Class Inheritance**

#### •Keyword *extends* Denotes Hierarchy of Class Definitions

- Subclass inherits properties, constraints and methods from parent
- Subclass can redefine methods explicitly

```
class ErrPkt extends Packet;
bit[3:0] err;
function bit[3:0] show_err();
return(err);
endfunction
task set_cmd(input bit[3:0] a);
cmd = a+1;
endtask // overrides Packet::set_cmd
endclass
```



Allows Customization Without Breaking or Rewriting Known-Good Functionality in the Base Class

## **Constrained Random Simulation**



Exercise Hard-to-Find Corner Cases While Guaranteeing Valid Stimulus

## **Basic Constraints**

#### Constraints are Declarative

```
class Bus;
rand bit[15:0] addr;
rand bit[31:0] data;
randc bit[3:0] mode;
constraint word_align {addr[1:0] == 2'b0;}
endclass
```

### • Calling randomize selects values for all random variables in an object such that all constraints are satisfied

Generate 50 random data and word\_aligned addr values

```
Bus bus = new;
repeat (50)
if ( bus.randomize() == 1 ) // 1=success,0=failure
    $display ("addr = %16h data = %h\n", bus.addr,
    bus.data);
else
    $display ("Randomization failed.\n");
```

## **In-Line Constraints**

## **Additional Constraints In-line Via**

obj.randomize()with <constraint\_blk>

```
task exerBus(MyBus m);
int r;
r = m.randomize() with {type==small};
endtask
Force type
```

# In-Line Constraints Pick Up Variables From the Object

## **Layered Constraints**

## **Constraints Inherited via Class Extension**

• Just like data and methods, constraints can be inherited or overridden



#### Bus::word\_align Constraint is also active

- Inheritance allows layered constraints
- Constraints can be enabled/disabled via constraint\_mode() method

Allows Reusable Objects to be Extended and/or Constrained to Perform Specific Functions

## Weighted Random Case

- Randomly select one statement
  - Label expressions specify distribution weight

randca	se	3						
3	:	x	=	1;	11	branch	1	
1	:	х	=	2;	11	branch	2	
a	:	x	=	3;	11	branch	3	
endcas	e							

• If a == 4:

branch 1 taken with 3/8 probability (37.5%)
branch 2 taken with 1/8 probability (12.5%)
branch 3 taken with 4/8 probability (50.0%)

# Scope Randomization & Constraint Checking

 randomize method can be applied to any variable

[std::] randomize ( [ variable_list ] ) [	<pre>with { constraint_block } ]</pre>
<pre>module stim;</pre>	
<b>bit</b> [15:0] a;	
<b>bit</b> [31:0] b;	
<pre>function bit gen_stim();</pre>	Optional "::" namespace operator to disambiguate method name
bit success, rd_wr;	
success = <b>randomize</b> ( a, b, rd_wr ) <b>wi</b>	.th { a > b };
return rd_wr ;	
endfunction	
endmodule	

#### Constraints can be checked in-line



## **Functional Coverage**

- New covergroup container allows declaration of
  - coverage points
    - -variables
    - -expressions
    - -transitions
  - cross coverage
  - sampling expression : clocking event



## **Synchronous Interfaces: Clocking**



```
initial begin
  tb_en = bus.enable; // read sampled value of enable
  bus.empty <= 1; // write "empty" after 2 ns
end</pre>
```

## **Program Block**

- Purpose: Identifies verification code
- A program differs from a module
  - Only initial blocks allowed
  - Special semantics
    - Executes in *Reactive* region

 $\text{design} \rightarrow \text{clocking/assertions} \rightarrow \text{program}$ 

 Program block variables cannot be modified by the design

```
program name (<port_list>);
    <declarations>;// type, func, class, clocking...
    <continuous_assign>
    initial <statement_block>
endprogram
```

The Program block functions pretty much like a C program Testbenches are more like software than hardware

## **TB + Assertions Example**

A new bus cycle may not start for 2 clock cycles after an abort cycle has completed



## SystemVerilog Enhanced Scheduling



## SystemVerilog Enhanced Scheduling



# Agenda

- Introduction
- SystemVerilog Design Features
- SystemVerilog Assertions
- SystemVerilog Verification Features
- Using SystemVerilog and VHDL Together

## SystemVerilog With VHDL

- Verilog-VHDL Interface limited to net/vector types
  - VHDL records and arrays packed into bit vectors
- SystemVerilog supports higher-level data types
  - Synthesizable types are synthesizable across the interface

VHDL	SystemVerilog		
Record	Struct		
Array	Array		
Multi-D Array	Multi-D Array		
Enum	Enum		

# **Pure VHDL Simulation Flow**

Design	Testbench
VHDL RTL	I I VHDL I

- + Single language (VHDL) for design and testbench
- No constrained random TB
- No temporal assertions
- No functional coverage



- Coherent environment for design and verification
- Limited testbench capabilities in VHDL "promote" a directed test based verification methodology
- Lack of constrained random / assertion / coverage → low "bug-finding effectiveness"

# SystemVerilog is Evolutionary for VHDL and Verilog Users



- Increases productivity for Design and Verification
  - Concise coding constructs
  - Rich assertions
  - Complete testbench
    - Constrained Random Data
    - Functional Coverage



# The Importance of a Single Language

#### <mark>U</mark>nified Scheduling

- Basic Verilog
   won't work
- Ensures Pre/Post Synth Consistency
- Enables

Performance Optimizations



<u>Knowledge of</u> <u>Other Language</u> <u>Features</u>

- Testbench and Assertions
- Interfaces and
- Classes
- Sequences and Events

Reuse of Syntax/Concepts

- Sampling for assertions and clocking domains
- Method syntax
- Queues use common concat/array operations
- Constraints in classes and procedural code

## **SystemVerilog Benefits for VHDL Users**

- Many VHDL modeling features are in SystemVerilog
  - Don't have to give up high-level data types
  - Some features (enums) extended beyond VHDL capabilities
- Mixed-HDL environments are a reality
  - Higher-level data types supported across boundary
  - Continue to use VHDL legacy blocks
  - Easier to adopt SystemVerilog incrementally
- Industry-Standard Verification Language works with VHDL designs
  - Constrained random data generation
  - Object-oriented
  - Assertions
- SystemVerilog supports *Design for Verification* 
  - Interfaces and assertions capture design intent
  - Efficient and intuitive interactions between testbench and assertions

## **Evolution of Verification Productivity**

